Realization of Dualcore IBM Power5 Fine Grained Multithreaded Processor

Free registration required

Executive Summary

In the present world the computer has become an essential and inevitable part in any field and industry be it in administrative field, science, defense or in any other field. The processor designed and implemented is typical RISC machines following a 4-stage pipelining having instruction fetch (I-fetch), instruction decode, executing and storing (data memory operations and write back stages) for higher speed operation. The control signals are generated using the hardwired logic for a group of instructions or for particular cases. The processor is implemented with 5-stage fine parallelism controlled using the multithreading concept.

  • Format: PDF
  • Size: 275.2 KB