Apart from subprogram and operator overloading, which of the following can be overloaded in VHDL?
A. Attributes
B. Types
C. IF statement
D. CASE statement
Answer:B
Apart from subprogram and operator overloading, which of the following can be overloaded in VHDL?
A. Attributes B. Types C. IF statement D. CASE statement