A data bus or related set of wires and associated circuitry forms {HEAD ~ a suitable data communication path} that can interconnect the input, {TAIL ~ output}, CPU and memory, as well as any peripheral equipment in such a way as to permit the system to operate as an integrated whole 
A data bus or related set of wires and associated circuitry forms { HEAD ~ a suitable data communication path } that can interconnect the input , { TAIL ~ output } , CPU and memory , as well as any peripheral equipment in such a way as to permit the system to operate as an integrated whole
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH REL OTH OTH OTH TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH