In {TAIL ~ accordance} with the present invention, {HEAD ~ an integrated circuit} includes a digital signal processor, at least one programmable logic core, shared memory and a memory bus system coupling the digital signal processor and programmable logic core to the memory and to each other 
In { TAIL ~ accordance } with the present invention , { HEAD ~ an integrated circuit } includes a digital signal processor , at least one programmable logic core , shared memory and a memory bus system coupling the digital signal processor and programmable logic core to the memory and to each other
REL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH