{TAIL ~ Operation} of the semiconductor device having the above described configuration according to {HEAD ~ the exemplary embodiment} will be described in detail with reference to FIGS 4 to 8 
{ TAIL ~ Operation } of the semiconductor device having the above described configuration according to { HEAD ~ the exemplary embodiment } will be described in detail with reference to FIGS 4 to 8
TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH