The memory controller comprises an XOR gate receiving a phase delayed double speed clock signal from the first programmable delay and a second set of one or more bits from the configuration register and {HEAD ~ a first flip flop} receiving a write command load signal and driven by {TAIL ~ the internal memory controller clock signal} 
The memory controller comprises an XOR gate receiving a phase delayed double speed clock signal from the first programmable delay and a second set of one or more bits from the configuration register and { HEAD ~ a first flip flop } receiving a write command load signal and driven by { TAIL ~ the internal memory controller clock signal }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL