{HEAD ~ means} for putting {TAIL ~ said nonvolatile memory cells} in a self refresh mode to control said transition circuit, to thereby transit data from the output of said sense amplifier to the input of said write amplifier 
{ HEAD ~ means } for putting { TAIL ~ said nonvolatile memory cells } in a self refresh mode to control said transition circuit , to thereby transit data from the output of said sense amplifier to the input of said write amplifier
HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH