Flexible VLSI architecture implements of {HEAD ~ MPEG video processing unit} for {TAIL ~ encoding} and decoding 
Flexible VLSI architecture implements of { HEAD ~ MPEG video processing unit } for { TAIL ~ encoding } and decoding
OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL OTH OTH