{TAIL ~ The interconnect device} 1 wherein {HEAD ~ the substrate} is a planar PCB 
{ TAIL ~ The interconnect device } 1 wherein { HEAD ~ the substrate } is a planar PCB
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH