Mask layout and method for forming {HEAD ~ vertical channel transistor} in {TAIL ~ semiconductor device} using the same 
Mask layout and method for forming { HEAD ~ vertical channel transistor } in { TAIL ~ semiconductor device } using the same
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH