One aspect of {HEAD ~ this invention} comprises an architecture and circuitry that enables random read and write {TAIL ~ operations} into cells in an array that contains staggered source or drain connections from the memory cells in a given column to the bit lines such as the architecture of FIG 2 of U.S. Pat 
One aspect of { HEAD ~ this invention } comprises an architecture and circuitry that enables random read and write { TAIL ~ operations } into cells in an array that contains staggered source or drain connections from the memory cells in a given column to the bit lines such as the architecture of FIG 2 of U.S. Pat
OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH