A video operational amplifier and {TAIL ~ video buffer} 318 is provided between {HEAD ~ the FPGA} or ASIC 302 and a video analog to digital converter 316, for enhancing the video signals and implementing the video gains 
A video operational amplifier and { TAIL ~ video buffer } 318 is provided between { HEAD ~ the FPGA } or ASIC 302 and a video analog to digital converter 316 , for enhancing the video signals and implementing the video gains
OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH