The processes and {HEAD ~ logic flows} can also be performed by, and apparatus of the invention can be implemented as, {TAIL ~ special purpose logic circuitry}, e.g., an FPGA or an ASIC  
The processes and { HEAD ~ logic flows } can also be performed by , and apparatus of the invention can be implemented as , { TAIL ~ special purpose logic circuitry } , e.g. , an FPGA or an ASIC
OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH REL REL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH