A design structure for a loop filter in a phase lock loop circuit comprising a reference precision resistor, a first and second FET, wherein {TAIL ~ the gate} of the first FET is tied to {HEAD ~ the gate} of the second FET, and a filter capacitor connected to the first FET for producing a capacitor voltage 
A design structure for a loop filter in a phase lock loop circuit comprising a reference precision resistor , a first and second FET , wherein { TAIL ~ the gate } of the first FET is tied to { HEAD ~ the gate } of the second FET , and a filter capacitor connected to the first FET for producing a capacitor voltage
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH