{HEAD ~ A fourth multiplexer} is included in {TAIL ~ the memory controller} to receive the output signal of the third multiplexer and the output signal of the eleventh FF 
{ HEAD ~ A fourth multiplexer } is included in { TAIL ~ the memory controller } to receive the output signal of the third multiplexer and the output signal of the eleventh FF
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH