A control signal is provided to {HEAD ~ the voltage translator} for accessing {TAIL ~ the output driver} 
A control signal is provided to { HEAD ~ the voltage translator } for accessing { TAIL ~ the output driver }
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL