The memory controller further comprises an OR gate receiving the output signal of the fourth FF and the output signal of the sixth FF; a seventh FF receiving {HEAD ~ the output signal} of {TAIL ~ the OR gate} and driven by the output signal of the first programmable delay; an eighth FF receiving the output signal of the OR gate and driven by the output signal of the first programmable delay; and a ninth FF receiving the output signal of the seventh FF and driven by the output signal of the first programmable delay 
The memory controller further comprises an OR gate receiving the output signal of the fourth FF and the output signal of the sixth FF ; a seventh FF receiving { HEAD ~ the output signal } of { TAIL ~ the OR gate } and driven by the output signal of the first programmable delay ; an eighth FF receiving the output signal of the OR gate and driven by the output signal of the first programmable delay ; and a ninth FF receiving the output signal of the seventh FF and driven by the output signal of the first programmable delay
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH