{TAIL ~ A clock gater} includes {HEAD ~ a first circuit} configured to receive a clock signal 
{ TAIL ~ A clock gater } includes { HEAD ~ a first circuit } configured to receive a clock signal
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH