wherein said output port of coupled with {HEAD ~ said input port} of {TAIL ~ interstage matching circuit} 
wherein said output port of coupled with { HEAD ~ said input port } of { TAIL ~ interstage matching circuit }
OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL