detecting {HEAD ~ circuit connection data} of {TAIL ~ an input logic circuit} 
detecting { HEAD ~ circuit connection data } of { TAIL ~ an input logic circuit }
OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL