A method and {HEAD ~ apparatus} for optimizing {TAIL ~ the efficiency} of a data bus for a memory device 
A method and { HEAD ~ apparatus } for optimizing { TAIL ~ the efficiency } of a data bus for a memory device
OTH OTH OTH HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH