{HEAD ~ A processor} is configured to control operation of {TAIL ~ the NAND flash memory device} 
{ HEAD ~ A processor } is configured to control operation of { TAIL ~ the NAND flash memory device }
HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL