{HEAD ~ Configurable DDR} write {TAIL ~ channel phase advance} and delay capability 
{ HEAD ~ Configurable DDR } write { TAIL ~ channel phase advance } and delay capability
HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH