adjusting said multi cell processors clock to timely read data, based on said calibration on said flex input output signals on said first cell processor of said plurality of cell processors and {HEAD ~ said first input output controller} of {TAIL ~ said plurality} of input output controllers, 
adjusting said multi cell processors clock to timely read data , based on said calibration on said flex input output signals on said first cell processor of said plurality of cell processors and { HEAD ~ said first input output controller } of { TAIL ~ said plurality } of input output controllers ,
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH