{HEAD ~ The issue circuit} is configured to issue an instruction to {TAIL ~ the execution circuit} 
{ HEAD ~ The issue circuit } is configured to issue an instruction to { TAIL ~ the execution circuit }
HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL