{HEAD ~ The method} reduces the number of vias in {TAIL ~ the power grid structure} and the diagonal wiring blockage caused by the vias while still meeting design specifications 
{ HEAD ~ The method } reduces the number of vias in { TAIL ~ the power grid structure } and the diagonal wiring blockage caused by the vias while still meeting design specifications
HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH