The invention is directed towards methods and apparatus for defining {HEAD ~ Manhattan power grid structures} having a reduced number of vias for {TAIL ~ use} in an integrated circuit 
The invention is directed towards methods and apparatus for defining { HEAD ~ Manhattan power grid structures } having a reduced number of vias for { TAIL ~ use } in an integrated circuit
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH