{HEAD ~ The architecture} includes {TAIL ~ a decoding scheme} wherein the EEPROM chip has a row address bit which is used for the row decoding also participating in the column decoding process 
includes
{ HEAD ~ The architecture } includes { TAIL ~ a decoding scheme } wherein the EEPROM chip has a row address bit which is used for the row decoding also participating in the column decoding process
HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH