The first programmable delay receives a first set of {HEAD ~ one or more bits} from the configuration register and {TAIL ~ a double speed clock signal} 
from
The first programmable delay receives a first set of { HEAD ~ one or more bits } from the configuration register and { TAIL ~ a double speed clock signal }
OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL