Buffer for identification of {TAIL ~ pin contentions} in {HEAD ~ circuit design} and simulation 
Buffer for identification of { TAIL ~ pin contentions } in { HEAD ~ circuit design } and simulation
OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH