A clock gater includes {HEAD ~ a first circuit} configured to receive {TAIL ~ a clock signal} 
configured to receive
A clock gater includes { HEAD ~ a first circuit } configured to receive { TAIL ~ a clock signal }
OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL