{HEAD ~ The apparatus} 71 wherein said processor circuit is configured to define, as {TAIL ~ said second meaningful grouping}, a theme comprising said at least two patterns 
{ HEAD ~ The apparatus } 71 wherein said processor circuit is configured to define , as { TAIL ~ said second meaningful grouping } , a theme comprising said at least two patterns
HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH