{TAIL ~ The memory controller} comprises {HEAD ~ a configuration register} and a first programmable delay 
{ TAIL ~ The memory controller } comprises { HEAD ~ a configuration register } and a first programmable delay
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH