The present invention relates generally to memory devices and in particular to the circuit design, device design, and {TAIL ~ processing technology} of the high speed, {HEAD ~ high density}, and low power physical constructs for memory cores, IO data buffer arrays, and control blocks 
The present invention relates generally to memory devices and in particular to the circuit design , device design , and { TAIL ~ processing technology } of the high speed , { HEAD ~ high density } , and low power physical constructs for memory cores , IO data buffer arrays , and control blocks
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH