{HEAD ~ Floating point processor architecture} which performs {TAIL ~ subtraction} with reduced number of guard bits 
performs
{ HEAD ~ Floating point processor architecture } which performs { TAIL ~ subtraction } with reduced number of guard bits
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH REL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH