A memory architecture for a non volatile analog or multiple bits per {TAIL ~ cell memory} includes {HEAD ~ multiple separate memory arrays} and multiple read/write pipelines 
A memory architecture for a non volatile analog or multiple bits per { TAIL ~ cell memory } includes { HEAD ~ multiple separate memory arrays } and multiple read / write pipelines
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH