Clock gating of sub circuits within a processor execution unit responsive to {HEAD ~ instruction latency counter} within {TAIL ~ processor issue circuit} 
within
Clock gating of sub circuits within a processor execution unit responsive to { HEAD ~ instruction latency counter } within { TAIL ~ processor issue circuit }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL