In another embodiment, the present invention includes the steps of selectively coupling a logic signal on at least one input node to an intermediate node, applying bias to the intermediate node, and amplifying {HEAD ~ the logic signal} on {TAIL ~ the intermediate node} to an output node 
on
In another embodiment , the present invention includes the steps of selectively coupling a logic signal on at least one input node to an intermediate node , applying bias to the intermediate node , and amplifying { HEAD ~ the logic signal } on { TAIL ~ the intermediate node } to an output node
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH