Buffer for {HEAD ~ identification} of {TAIL ~ pin contentions} in circuit design and simulation 
of
Buffer for { HEAD ~ identification } of { TAIL ~ pin contentions } in circuit design and simulation
OTH OTH HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH