{HEAD ~ CMOS device} using {TAIL ~ additional implant regions} to enhance ESD performance and device manufactured thereby 
using
{ HEAD ~ CMOS device } using { TAIL ~ additional implant regions } to enhance ESD performance and device manufactured thereby
HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH