Method for analyzing {TAIL ~ path delays} in {HEAD ~ an IC clock tree} 
Method for analyzing { TAIL ~ path delays } in { HEAD ~ an IC clock tree }
OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD