Floating point processor architecture which performs subtraction with {HEAD ~ reduced number} of {TAIL ~ guard} bits 
of
Floating point processor architecture which performs subtraction with { HEAD ~ reduced number } of { TAIL ~ guard } bits
OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL OTH