{HEAD ~ Diagnostic data port} for {TAIL ~ a LSI or VLSI integrated circuit} 
for
{ HEAD ~ Diagnostic data port } for { TAIL ~ a LSI or VLSI integrated circuit }
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL