In one embodiment, the LDO regulator further comprises an error amplifier that outputs a first gating signal controlling gating of the pass transistor, a voltage of the first gating signal corresponding to a difference between {HEAD ~ a reference voltage} and {TAIL ~ a feedback voltage}, the feedback voltage corresponding to a voltage of the output node 
In one embodiment , the LDO regulator further comprises an error amplifier that outputs a first gating signal controlling gating of the pass transistor , a voltage of the first gating signal corresponding to a difference between { HEAD ~ a reference voltage } and { TAIL ~ a feedback voltage } , the feedback voltage corresponding to a voltage of the output node
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH