The disclosure relates generally to triple redundant sequential state machines formed as integrated circuits on a semiconductor substrate, such as CMOS, and computerized methods and {HEAD ~ systems} of designing {TAIL ~ the triple redundant sequential state machines} 
of designing
The disclosure relates generally to triple redundant sequential state machines formed as integrated circuits on a semiconductor substrate , such as CMOS , and computerized methods and { HEAD ~ systems } of designing { TAIL ~ the triple redundant sequential state machines }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL