In this embodiment the memory control means includes a lock having a counter for registering the number of control pulses received, and {TAIL ~ gating means} connected to control application of clock signals to {HEAD ~ the shift register} 
In this embodiment the memory control means includes a lock having a counter for registering the number of control pulses received , and { TAIL ~ gating means } connected to control application of clock signals to { HEAD ~ the shift register }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD