{TAIL ~ A multiprocessor computer system} wherein {HEAD ~ memory buses} of separate central processing unit systems are interfaced to an intermemory communication network for transfer of data between memories of said separate central processing unit systems 
{ TAIL ~ A multiprocessor computer system } wherein { HEAD ~ memory buses } of separate central processing unit systems are interfaced to an intermemory communication network for transfer of data between memories of said separate central processing unit systems
TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH