Digital processor has program circuit to periodically read and square the digital representation at a given rate, register for summing a number N of square digital representations to give a summed value, and an algorithm for periodically dividing {HEAD ~ the summed value} by the number N to provide {TAIL ~ a quotient} and then taking the square root of said quotient to thereby digitally construct rms signal representing the root mean square of the weld current 
Digital processor has program circuit to periodically read and square the digital representation at a given rate , register for summing a number N of square digital representations to give a summed value , and an algorithm for periodically dividing { HEAD ~ the summed value } by the number N to provide { TAIL ~ a quotient } and then taking the square root of said quotient to thereby digitally construct rms signal representing the root mean square of the weld current
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH