{HEAD ~ The control circuit} includes a first section for generating a control current and {TAIL ~ a pair} of current mirror sections that divide the control current, generating a pair of differential control signal components as VGS potentials of a pair of CMOS transistors configured as current mirrors 
includes
{ HEAD ~ The control circuit } includes a first section for generating a control current and { TAIL ~ a pair } of current mirror sections that divide the control current , generating a pair of differential control signal components as VGS potentials of a pair of CMOS transistors configured as current mirrors
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH