wherein said output port of coupled with {TAIL ~ said input port} of {HEAD ~ interstage matching circuit} 
wherein said output port of coupled with { TAIL ~ said input port } of { HEAD ~ interstage matching circuit }
OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD