In one aspect, the invention includes {TAIL ~ DRAM circuitry} having {HEAD ~ an array} of word lines forming gates of field effect transistors and an array of bit lines 
In one aspect , the invention includes { TAIL ~ DRAM circuitry } having { HEAD ~ an array } of word lines forming gates of field effect transistors and an array of bit lines
OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH