Therefore, in {TAIL ~ alternate embodiments}, {HEAD ~ those signals} described as positive logic signals may be implemented as negative logic signals, and those signals described as negative logic signals may be implemented as positive logic signals 
in
Therefore , in { TAIL ~ alternate embodiments } , { HEAD ~ those signals } described as positive logic signals may be implemented as negative logic signals , and those signals described as negative logic signals may be implemented as positive logic signals
OTH OTH REL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH