The disclosure relates generally to triple redundant sequential state machines formed as integrated circuits on {TAIL ~ a semiconductor substrate}, such as CMOS, and computerized methods and systems of designing {HEAD ~ the triple redundant sequential state machines} 
The disclosure relates generally to triple redundant sequential state machines formed as integrated circuits on { TAIL ~ a semiconductor substrate } , such as CMOS , and computerized methods and systems of designing { HEAD ~ the triple redundant sequential state machines }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD