{HEAD ~ Programmable registers} are provided for adjusting {TAIL ~ the amount} of latency 
are provided for adjusting
{ HEAD ~ Programmable registers } are provided for adjusting { TAIL ~ the amount } of latency
HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH