In {HEAD ~ order} to meet {TAIL ~ these goals}, a processor is contemplated which treats machine errors which can be attributed to instruction execution as precise errors 
to meet
In { HEAD ~ order } to meet { TAIL ~ these goals } , a processor is contemplated which treats machine errors which can be attributed to instruction execution as precise errors
OTH HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH