coupled in {HEAD ~ parallel} with {TAIL ~ the Test component} through common address and data lines 
with
coupled in { HEAD ~ parallel } with { TAIL ~ the Test component } through common address and data lines
OTH OTH HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH