{TAIL ~ A logic circuit} is disclosed that is tolerant of logic signals with voltages different from {HEAD ~ the voltage} of the logic circuit power supply 
{ TAIL ~ A logic circuit } is disclosed that is tolerant of logic signals with voltages different from { HEAD ~ the voltage } of the logic circuit power supply
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH