{HEAD ~ This invention} relates to {TAIL ~ non volatile semiconductor memories}, and more particularly, to non volatile semiconductor memories that have a bias applied to the source electrodes of the memory array cells of the memory 
relates to
{ HEAD ~ This invention } relates to { TAIL ~ non volatile semiconductor memories } , and more particularly , to non volatile semiconductor memories that have a bias applied to the source electrodes of the memory array cells of the memory
HEAD HEAD HEAD HEAD HEAD HEAD REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH