{TAIL ~ The processes} and logic flows can also be performed by, and {HEAD ~ apparatus} of the invention can be implemented as, special purpose logic circuitry, e.g., an FPGA or an ASIC  
{ TAIL ~ The processes } and logic flows can also be performed by , and { HEAD ~ apparatus } of the invention can be implemented as , special purpose logic circuitry , e.g. , an FPGA or an ASIC
TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH