Specifically, {HEAD ~ the teaching} of {TAIL ~ this invention} is described in the context of a data processor 10 that is illustrated in FIGS 2A 2D. As will become apparent below, the data processor 10 includes several complex circuit blocks that are shown and described separately 
of
Specifically , { HEAD ~ the teaching } of { TAIL ~ this invention } is described in the context of a data processor 10 that is illustrated in FIGS 2A 2D. As will become apparent below , the data processor 10 includes several complex circuit blocks that are shown and described separately
OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH