{HEAD ~ A memory control apparatus} for {TAIL ~ a data processor} using a virtual memory technique includes two cache memories one for storing a portion of the instructions located in the main memory , the other for storing a portion of the operand data located in main memory 
for
{ HEAD ~ A memory control apparatus } for { TAIL ~ a data processor } using a virtual memory technique includes two cache memories one for storing a portion of the instructions located in the main memory , the other for storing a portion of the operand data located in main memory
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH