Multiprocessor system bus protocol for {HEAD ~ optimized accessing} of {TAIL ~ interleaved storage modules} 
of
Multiprocessor system bus protocol for { HEAD ~ optimized accessing } of { TAIL ~ interleaved storage modules }
OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL