{HEAD ~ A logic circuit} is disclosed that is tolerant of {TAIL ~ logic signals} with voltages different from the voltage of the logic circuit power supply 
is tolerant of
{ HEAD ~ A logic circuit } is disclosed that is tolerant of { TAIL ~ logic signals } with voltages different from the voltage of the logic circuit power supply
HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH