{HEAD ~ A memory architecture} for {TAIL ~ a non volatile analog} or multiple bits per cell memory includes multiple separate memory arrays and multiple read/write pipelines 
for
{ HEAD ~ A memory architecture } for { TAIL ~ a non volatile analog } or multiple bits per cell memory includes multiple separate memory arrays and multiple read / write pipelines
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH