Upon the determination of a branch misprediction, a processor may ease the task of flushing its pipeline of erroneously fetched and speculatively executed instructions by continuing normal execution for only several cycles, and utilizing {HEAD ~ existing hardware} that handles {TAIL ~ pipeline flushes} in the event of exceptions 
handles
Upon the determination of a branch misprediction , a processor may ease the task of flushing its pipeline of erroneously fetched and speculatively executed instructions by continuing normal execution for only several cycles , and utilizing { HEAD ~ existing hardware } that handles { TAIL ~ pipeline flushes } in the event of exceptions
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH