Programmable registers are provided for adjusting {HEAD ~ the amount} of {TAIL ~ latency} 
of
Programmable registers are provided for adjusting { HEAD ~ the amount } of { TAIL ~ latency }
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL