Through the transistors 15a, 15b, the data lines DL, DL, are connected to {HEAD ~ the gates} of {TAIL ~ the n transistors} 13a, 13b, so that only the read circuits 1Oa, 10b can be activated 
of
Through the transistors 15a , 15b , the data lines DL , DL , are connected to { HEAD ~ the gates } of { TAIL ~ the n transistors } 13a , 13b , so that only the read circuits 1Oa , 10b can be activated
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH