The issue circuit is configured to issue {HEAD ~ an instruction} to {TAIL ~ the execution circuit} 
to
The issue circuit is configured to issue { HEAD ~ an instruction } to { TAIL ~ the execution circuit }
OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL