In {TAIL ~ one aspect}, the invention includes DRAM circuitry having an array of word lines forming gates of {HEAD ~ field effect transistors} and an array of bit lines 
In { TAIL ~ one aspect } , the invention includes DRAM circuitry having an array of word lines forming gates of { HEAD ~ field effect transistors } and an array of bit lines
OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH