A semiconductor memory device includes different types of {TAIL ~ memory matrices} adjacently arranged such that bit lines are aligned in {HEAD ~ the same cell matrix region}, a column decoder for selecting the bit lines of the memory matrix, and a row decoder for selecting the row lines of the memory matrix 
A semiconductor memory device includes different types of { TAIL ~ memory matrices } adjacently arranged such that bit lines are aligned in { HEAD ~ the same cell matrix region } , a column decoder for selecting the bit lines of the memory matrix , and a row decoder for selecting the row lines of the memory matrix
OTH OTH OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH