{HEAD ~ A plurality} of {TAIL ~ integrated circuit features} are provided in the context of an array of memory cells including a plurality of word lines and a plurality of bit lines 
of
{ HEAD ~ A plurality } of { TAIL ~ integrated circuit features } are provided in the context of an array of memory cells including a plurality of word lines and a plurality of bit lines
HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH