The invention, in {TAIL ~ turn}, reduces {HEAD ~ the probability} of there being multiple address loops for a given input pattern 
The invention , in { TAIL ~ turn } , reduces { HEAD ~ the probability } of there being multiple address loops for a given input pattern
OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH