means for interconnecting {TAIL ~ selected ones} of {HEAD ~ the edge contact areas} of different chip packages 
means for interconnecting { TAIL ~ selected ones } of { HEAD ~ the edge contact areas } of different chip packages
OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH