While the processor 10B may be clock gated under program control in the illustrated embodiment, {HEAD ~ other embodiments} may use {TAIL ~ hardware monitoring} of the processor 10B to determine if gating the clock to the processor may be performed 
use
While the processor 10B may be clock gated under program control in the illustrated embodiment , { HEAD ~ other embodiments } may use { TAIL ~ hardware monitoring } of the processor 10B to determine if gating the clock to the processor may be performed
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH