A method and apparatus for optimizing {HEAD ~ the efficiency} of {TAIL ~ a data bus} for a memory device 
of
A method and apparatus for optimizing { HEAD ~ the efficiency } of { TAIL ~ a data bus } for a memory device
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH