Hardware implemented {HEAD ~ cache coherency protocol} with {TAIL ~ duplicated distributed directories} for high performance multiprocessors 
with
Hardware implemented { HEAD ~ cache coherency protocol } with { TAIL ~ duplicated distributed directories } for high performance multiprocessors
OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH