receiving {HEAD ~ a test enable signal} at {TAIL ~ the first circuit}; and 
at
receiving { HEAD ~ a test enable signal } at { TAIL ~ the first circuit } ; and
OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH