{HEAD ~ A semiconductor package} facilitates {TAIL ~ package connection} due to different locations of input/output pads in each interlayer die depending on coding information in a multi chip package 
facilitates
{ HEAD ~ A semiconductor package } facilitates { TAIL ~ package connection } due to different locations of input / output pads in each interlayer die depending on coding information in a multi chip package
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH