{HEAD ~ The issue circuit} is configured to issue {TAIL ~ an instruction} to the execution circuit 
is configured to issue
{ HEAD ~ The issue circuit } is configured to issue { TAIL ~ an instruction } to the execution circuit
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH