{HEAD ~ The interface circuit} schedules {TAIL ~ parallel pipeline operations} so that one set of data buses can be shared in cycles by several data flows to save chip area and alleviate data congestion 
schedules
{ HEAD ~ The interface circuit } schedules { TAIL ~ parallel pipeline operations } so that one set of data buses can be shared in cycles by several data flows to save chip area and alleviate data congestion
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH