{HEAD ~ A processor} is configured to control {TAIL ~ operation} of the NAND flash memory device 
is configured to control
{ HEAD ~ A processor } is configured to control { TAIL ~ operation } of the NAND flash memory device
HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL REL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH