{HEAD ~ Floating point processor architecture} which performs subtraction with {TAIL ~ reduced number} of guard bits 
{ HEAD ~ Floating point processor architecture } which performs subtraction with { TAIL ~ reduced number } of guard bits
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH