{HEAD ~ A clock gater} includes {TAIL ~ a first circuit} configured to receive a clock signal 
includes
{ HEAD ~ A clock gater } includes { TAIL ~ a first circuit } configured to receive a clock signal
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH