{HEAD ~ voltage discrimination means} located between chip and said {TAIL ~ luminescent target} for modifying photoelectron patterns to represent test point voltages, said voltage discrimination means comprising accelerating grid means and electron optics located between the chip and said luminescent target means  
located between
{ HEAD ~ voltage discrimination means } located between chip and said { TAIL ~ luminescent target } for modifying photoelectron patterns to represent test point voltages , said voltage discrimination means comprising accelerating grid means and electron optics located between the chip and said luminescent target means
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH