{HEAD ~ Buffer} for identification of pin contentions in {TAIL ~ circuit design} and simulation 
{ HEAD ~ Buffer } for identification of pin contentions in { TAIL ~ circuit design } and simulation
HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH