{TAIL ~ A further technical advantage} of the invention is its compatibility with {HEAD ~ a VLSI logic process} in which other, lower power devices are made simultaneously in the same chip 
{ TAIL ~ A further technical advantage } of the invention is its compatibility with { HEAD ~ a VLSI logic process } in which other , lower power devices are made simultaneously in the same chip
TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH