{HEAD ~ A redundancy circuit} for {TAIL ~ a multiport memory device} with first and second memories includes a fuse programming circuit, shared between the first and second memories, for programming a first redundant address 
for
{ HEAD ~ A redundancy circuit } for { TAIL ~ a multiport memory device } with first and second memories includes a fuse programming circuit , shared between the first and second memories , for programming a first redundant address
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH