{HEAD ~ The memory controller} comprises a configuration register and {TAIL ~ a first programmable delay} 
comprises
{ HEAD ~ The memory controller } comprises a configuration register and { TAIL ~ a first programmable delay }
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL