receiving {TAIL ~ a test enable signal} at {HEAD ~ the first circuit}; and 
receiving { TAIL ~ a test enable signal } at { HEAD ~ the first circuit } ; and
OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH