{TAIL ~ System} with {HEAD ~ meshed power and signal buses} on cell array 
{ TAIL ~ System } with { HEAD ~ meshed power and signal buses } on cell array
TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH