Buffer for identification of {HEAD ~ pin contentions} in {TAIL ~ circuit design} and simulation 
in
Buffer for identification of { HEAD ~ pin contentions } in { TAIL ~ circuit design } and simulation
OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH