{HEAD ~ The bus system} provides {TAIL ~ simplified high speed data transfer} between the programmable logic core and the digital signal processor 
provides
{ HEAD ~ The bus system } provides { TAIL ~ simplified high speed data transfer } between the programmable logic core and the digital signal processor
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH