Method for analyzing {HEAD ~ path delays} in {TAIL ~ an IC clock tree} 
in
Method for analyzing { HEAD ~ path delays } in { TAIL ~ an IC clock tree }
OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL