The unique bus structure of the central processing unit system of the invention incorporates three data paths wherein memory bus means operatively connecting central processing units along a first path, and operatively connection address sourcing devices other than the central processing units along {HEAD ~ a second path} to {TAIL ~ a first part} of memory, and operatively connecting said central processing units and said other address sourcing devices along said first path and second path respectively, and along a common third path to the remaining second part of said memory 
to
The unique bus structure of the central processing unit system of the invention incorporates three data paths wherein memory bus means operatively connecting central processing units along a first path , and operatively connection address sourcing devices other than the central processing units along { HEAD ~ a second path } to { TAIL ~ a first part } of memory , and operatively connecting said central processing units and said other address sourcing devices along said first path and second path respectively , and along a common third path to the remaining second part of said memory
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH