The disclosure relates generally to {TAIL ~ triple mode redundant state machines} and {HEAD ~ method} and systems for designing TMR state machines 
The disclosure relates generally to { TAIL ~ triple mode redundant state machines } and { HEAD ~ method } and systems for designing TMR state machines
OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH