{TAIL ~ The memory sharing arrangement} provides a separate high speed data transfer mechanism between the PLCs and {HEAD ~ the DSP} 
{ TAIL ~ The memory sharing arrangement } provides a separate high speed data transfer mechanism between the PLCs and { HEAD ~ the DSP }
TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD