The invention provides a simple interface circuit between a large capacity, high speed DRAM and {HEAD ~ a single port SRAM cache} to achieve {TAIL ~ fast cycle memory performance} 
The invention provides a simple interface circuit between a large capacity , high speed DRAM and { HEAD ~ a single port SRAM cache } to achieve { TAIL ~ fast cycle memory performance }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL