Configurable DDR write {TAIL ~ channel phase advance} and delay {HEAD ~ capability} 
Configurable DDR write { TAIL ~ channel phase advance } and delay { HEAD ~ capability }
OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH HEAD HEAD HEAD HEAD HEAD