A redundancy circuit for a multiport memory device with first and second memories includes a fuse programming circuit, shared between {HEAD ~ the first and second memories}, for programming {TAIL ~ a first redundant address} 
for programming
A redundancy circuit for a multiport memory device with first and second memories includes a fuse programming circuit , shared between { HEAD ~ the first and second memories } , for programming { TAIL ~ a first redundant address }
OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL