{TAIL ~ A redundancy circuit} for a multiport memory device with first and second memories includes a fuse programming circuit, shared between the first and second memories, for programming {HEAD ~ a first redundant address} 
{ TAIL ~ A redundancy circuit } for a multiport memory device with first and second memories includes a fuse programming circuit , shared between the first and second memories , for programming { HEAD ~ a first redundant address }
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD