{HEAD ~ CMOS device} using additional implant regions to enhance {TAIL ~ ESD performance} and device manufactured thereby 
{ HEAD ~ CMOS device } using additional implant regions to enhance { TAIL ~ ESD performance } and device manufactured thereby
HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH