{HEAD ~ A semiconductor integrated circuit} having {TAIL ~ bias circuits} each including different reference resistor is disclosed 
having
{ HEAD ~ A semiconductor integrated circuit } having { TAIL ~ bias circuits } each including different reference resistor is disclosed
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH