{TAIL ~ The switch block circuit} includes a configuration memory unit including {HEAD ~ first group memories} and second group memories and a switching unit including first group switching transistors and second group switching transistors 
{ TAIL ~ The switch block circuit } includes a configuration memory unit including { HEAD ~ first group memories } and second group memories and a switching unit including first group switching transistors and second group switching transistors
TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH