{TAIL ~ Configurable DDR} write channel phase advance and delay {HEAD ~ capability} 
{ TAIL ~ Configurable DDR } write channel phase advance and delay { HEAD ~ capability }
TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD