A high speed, {TAIL ~ low power Static Random Access Memory Array}, which includes a 4T cell with {HEAD ~ two integrated Schottky Barrier Diodes} is disclosed 
A high speed , { TAIL ~ low power Static Random Access Memory Array } , which includes a 4 T cell with { HEAD ~ two integrated Schottky Barrier Diodes } is disclosed
OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH