{HEAD ~ A control signal} is provided to {TAIL ~ the voltage translator} for accessing the output driver 
is provided to
{ HEAD ~ A control signal } is provided to { TAIL ~ the voltage translator } for accessing the output driver
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH