{HEAD ~ The memory controller} comprises {TAIL ~ a configuration register} and a first programmable delay 
comprises
{ HEAD ~ The memory controller } comprises { TAIL ~ a configuration register } and a first programmable delay
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH