means for interconnecting selected ones of {HEAD ~ the edge contact areas} of {TAIL ~ different chip packages} 
of
means for interconnecting selected ones of { HEAD ~ the edge contact areas } of { TAIL ~ different chip packages }
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL