Hardware implemented cache coherency protocol with {HEAD ~ duplicated distributed directories} for {TAIL ~ high performance multiprocessors} 
Hardware implemented cache coherency protocol with { HEAD ~ duplicated distributed directories } for { TAIL ~ high performance multiprocessors }
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL