{HEAD ~ A processor} 19 is shown for configuring {TAIL ~ the arbiter} through a bus 17 
{ HEAD ~ A processor } 19 is shown for configuring { TAIL ~ the arbiter } through a bus 17
HEAD HEAD HEAD HEAD HEAD HEAD OTH REL REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH