{HEAD ~ The phase generation circuitry} may include a plurality of {TAIL ~ controllable delay stages} arranged in series and phase detector circuitry 
{ HEAD ~ The phase generation circuitry } may include a plurality of { TAIL ~ controllable delay stages } arranged in series and phase detector circuitry
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH