{HEAD ~ The present invention} provides a memory controller for {TAIL ~ a double data rate} synchronous dynamic random access memory  
{ HEAD ~ The present invention } provides a memory controller for { TAIL ~ a double data rate } synchronous dynamic random access memory
HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH