{TAIL ~ Floating point processor architecture} which performs subtraction with {HEAD ~ reduced number} of guard bits 
{ TAIL ~ Floating point processor architecture } which performs subtraction with { HEAD ~ reduced number } of guard bits
TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH