{TAIL ~ A memory architecture} for {HEAD ~ a non volatile analog} or multiple bits per cell memory includes multiple separate memory arrays and multiple read/write pipelines 
{ TAIL ~ A memory architecture } for { HEAD ~ a non volatile analog } or multiple bits per cell memory includes multiple separate memory arrays and multiple read / write pipelines
TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH