{HEAD ~ The interconnect device} 1 wherein {TAIL ~ the substrate} is a planar PCB 
{ HEAD ~ The interconnect device } 1 wherein { TAIL ~ the substrate } is a planar PCB
HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH