{HEAD ~ The latched binary states} of the input signal and the pulse count of the digital counter are evaluated by {TAIL ~ an interpreter} such as logic circuitry or a microprocessor 
{ HEAD ~ The latched binary states } of the input signal and the pulse count of the digital counter are evaluated by { TAIL ~ an interpreter } such as logic circuitry or a microprocessor
HEAD HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH REL REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH