{HEAD ~ The invention} provides {TAIL ~ a simple interface circuit} between a large capacity, high speed DRAM and a single port SRAM cache to achieve fast cycle memory performance 
{ HEAD ~ The invention } provides { TAIL ~ a simple interface circuit } between a large capacity , high speed DRAM and a single port SRAM cache to achieve fast cycle memory performance
HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH