{HEAD ~ An interpolation circuit} generates {TAIL ~ a plurality} of intermediate amplitude values linearly related to two consecutive signal amplitude values using a system of adders and memory elements 
{ HEAD ~ An interpolation circuit } generates { TAIL ~ a plurality } of intermediate amplitude values linearly related to two consecutive signal amplitude values using a system of adders and memory elements
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH