{HEAD ~ A memory architecture} for a non volatile analog or multiple bits per cell memory includes {TAIL ~ multiple separate memory arrays} and multiple read/write pipelines 
{ HEAD ~ A memory architecture } for a non volatile analog or multiple bits per cell memory includes { TAIL ~ multiple separate memory arrays } and multiple read / write pipelines
HEAD HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH