A processor is configured to control {HEAD ~ operation} of {TAIL ~ the NAND flash memory device} 
A processor is configured to control { HEAD ~ operation } of { TAIL ~ the NAND flash memory device }
OTH OTH OTH OTH OTH OTH HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL