{HEAD ~ A method} and apparatus for optimizing {TAIL ~ the efficiency} of a data bus for a memory device 
{ HEAD ~ A method } and apparatus for optimizing { TAIL ~ the efficiency } of a data bus for a memory device
HEAD HEAD HEAD HEAD HEAD HEAD OTH OTH REL REL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH