{HEAD ~ The memory core} includes {TAIL ~ vertical electrically erasable and programmable read only memories cells} having, for example, a stacked gate or a split channel configuration 
{ HEAD ~ The memory core } includes { TAIL ~ vertical electrically erasable and programmable read only memories cells } having , for example , a stacked gate or a split channel configuration
HEAD HEAD HEAD HEAD HEAD HEAD HEAD REL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL TAIL OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH OTH