i got confirmation from bootrom team that pllp is configured by hw to mhz  br does not touch pllp setting except enables it  that is why bit in base register is still zero when entering function clock init trm needs to be updated  the m n p cpcon values are copied from kernel code  also that matches what has been used in u boot 