Active ESD Protection Design for Interface Circuits Between Separated Power Domains Against Cross-Power-Domain ESD Stresses
ESD protection design to overcome internal damage on interface circuits of a CMOS IC with multiple separated power pins