Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)
Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement