Study of Chip Stacking Process and Electrical Characteristic Evaluation of Cu Pillar Joint Between Chips Including TSV
Development and electrical investigation of novel fine-pitch Cu/Sn pad bumping using ultra- thin buffer layer technique in 3D integration