Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors
A 45nmLogicTechnology withHigh-k+Metal GateTransistors, Strained Silicon, 9CuInterconnect Layers, 193nmDryPatterning, and100%Pb-free Packaging