A 250KS/s, 0.8V ultra low power successive approximation register ADC using a Dynamic rail-to-rail comparator
Dual Time-Interleaved Successive Approximation Register ADCs for an Ultra-Wideband Receiver