A 0.3 pJ/access 8T data-aware SRAM utilizing column-based data encoding for ultra-low power applications
Sensing Margin Enhancement Techniques for Ultra-Low-Voltage SRAMs Utilizing a Bitline-Boosting Current and Equalized Bitline Leakage