An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems
A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons