An event-driven simulation methodology for integrated switching power supplies in SystemVerilog
Event-Driven Modeling of CDR Jitter Induced by Power-Supply Noise, Finite Decision-Circuit Bandwidth, and Channel ISI