5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes
Joint sizing and adaptive independent gate control for FinFET circuits operating in multiple voltage regimes using the logical effort method