Reliability compact modeling approach for layout dependent effects in advanced CMOS nodes
Layout dependent BTI and HCI degradation in nano CMOS technology: A new time-dependent LDE and impacts on circuit at end of life