3-D Edge Termination Design and ${R}_{ \mathrm{\scriptscriptstyle ON},\text {sp}}$ -BV Model of A 700-V Triple RESURF LDMOS With N-Type Top Layer
Design of a Reliable p-Channel LDMOS FET With RESURF Technology