VLSI Architecture Design of FM0/Manchester Codec With 100% Hardware Utilization Rate for DSRC-Based Sensor Nodes in ITS Applications
A multi-bit encoder and FM0/Miller decoder design for UHF RFID reader digital baseband