Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling
Active-area-segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS design