Optimization of standard cell based detailed placement for 16 nm FinFET process
A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors