ESD reliability improvement of the 0.25-µm 60-V power nLDMOS with discrete embedded SCRs separated by STI structures
Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process