A 31.3-dBm Bulk CMOS T/R Switch Using Stacked Transistors With Sub-Design-Rule Channel Length in Floated p-Wells
A technique to improve the drive current of high-voltage I/O transistors in digital CMOS technologies