3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
Development of next-generation system-on-package ( SOP ) technology based on silicon carriers with fine-pitch chip interconnection