A multistage dataflow implementation of a Deep Convolutional Neural Network based on FPGA for high-speed object recognition
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks