ECP technique based capacitor-less LDO with high PSRR at low frequencies, −89dB PSRR at 1MHz and enhanced transient response
A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance Improvement