Robust TiN HM process to overcome under etch issue for SAV scheme on 14nm node
Robust self-aligned via process for 64nm pitch Dual-Damascene interconnects using pitch split double exposure patterning scheme