New category of ultra-thin notchless 6T SRAM cell layout topologies for sub-22nm
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell