Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations: Column Combining Under Joint Optimization
FPGA based implementation of deep neural networks using on-chip memory only