Area-efficient transient power-rail electrostatic discharge clamp circuit with mis-triggering immunity in a 65-nm CMOS process
Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling