Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process
On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process