If additional latency is then added to sub-circuit B, it will have only a minor impact on the overall circuit's total exe­cution cycles.
extending the latency of computations (i.e.the schedule) in sub-circuit B ensures that the critical path of the overall circuit is not within B.