The technique proposed in the previous Section IV avoids entirely the usage of delay tables, but requires a large number of multipliers instead.
note that at the already at today s 20nm node, 3D-stacked Virtex UltraScale chips [20] feature twice the LUT count of the Virtex 7 family.