We now demonstrate how the single-core processor of Sec. 4.1 may be converted into a dual-core processor with secure shared state. 
we will extend the design of Sec. 4.1 essentially by instantiating two copies of the processor core, and wrapping them with a secure harness whose design is akin to a softwarebased monadic separation kernel [15].