Although the amount of speedup achieved is signficant, it must be noted that our implementation has not utilized the full capabilities of the FPGA device.
it is designed to scale to a larger number of threads without hassles by tweaking parameter values in the source code.