While it makes sense to run each chip's portion of the NoC at the same clock speed (otherwise the slowest portion will likely become a bottle­neck), from a physical-design perspective it is easier to clock chips independently.
each chip's NoC por­tion operates in its own local timing domain, thereby requiring domain-crossing synchronizing FIFOs when going from CPU chip to interposer, and vice versa.