In this paper, we propose SD-PCM for achieving reliable write operations in super dense PCM.
we focus on mitigating WD along bit-lines such that we can construct super dense PCM chips with 4F2 cell size, i.e., the minimal for diode-switch based PCM.