At the same time, the needed cache capacity should also be exploited to alleviate the PCM endurance concerns.
we set the DRAM size as 1MB, 4MB and 16MB to represent the small, middle, and large cache configurations respectively.