Typically the delay of the clock path is difficult to reduce from the initial routing result since clocks are nor­mally hardwired with global routing resources; hence, our strategy is to add delay to the data path.
to cor­rect the hold timing violation in our example, we must add 0.3 ns of delay across the two connections spanning between data in and register A.