qqp question1: Why do semiconductor companies follow data flow and behavioral level Verilog style? What are the disadvantages of circuit and gate level? question2: What is the difference between I have got and I have gotten?