title: system verilog - uvm - wait for pkt in sequence
body: <p>I'm running in system-verilog in uvm.
  I'm want to send a request in my sequence and to wait for a response pkt. how can i do it?</p>
  
  <p>Thanks for any help.</p>