title: What is the maximum possible IPC can be achieved by Intel Nehalem Microarchitecture?
body: <p>Is there an estimation for the maximum Instructions Per Cycle achievable by the Intel Nehalem Architecture? Also, what is the bottleneck that effects the maximum Instructions Per Cycle? </p>