title: Why is Verilog not considered a programming language?
body: <p>In class the professor said that students shouldn't say that they learned to program in Verilog. He said something like Verilog isn't used to program it's used to design. So how is Verilog different from other programming languages?</p>