title: place_design Error for clock constraint VHDL Vivado FPGA
body: <p>So I'm trying to design a 'vending machine' sequential circuit in Vivado for the ZYBO FPGA board. However, every time I try to get past the Implementation stage I get a bunch of errors, the main one being</p>
  
  <pre><code>[Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than
  number of available sites (0).
  The following Groups of I/O terminals have not sufficient capacity: 
   IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  
  has only 0 sites available on device, but needs 1 sites.
  Term: clk
  </code></pre>
  
  <p>I did try the Auto I/O planning, but all that ended up doing was removing the pin constraints. It got through implementation at that point but then of course couldn't generate the bit stream because none of the ports were mapped to pins.</p>
  
  <p>Here's my VHDL design</p>
  
  <pre><code>LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  
  ENTITY des_src IS
      PORT (
          reset       : IN    std_logic;
          clk         : IN    std_logic;
          QDN         : IN    std_logic_vector(2 DOWNTO 0);
          PC          : OUT   std_logic_vector(1 DOWNTO 0)
      );
  END des_src;
  
  ARCHITECTURE behavioral OF des_src IS
      TYPE        statetype IS (Start, Five, Ten, Fifteen, Twenty, Twentyfive, Thirty, Thirtyfive, Fourty, Fourtyfive);
      SIGNAL      currentstate, nextstate     : statetype;
  BEGIN
      fsm1:   PROCESS (QDN, currentstate)
      BEGIN
          CASE currentstate IS
                  WHEN Start =&gt;
                          PC &lt;= "00";
                          CASE QDN IS
                                  WHEN "000" =&gt;
                                          nextstate &lt;= Start;
                                  WHEN "001" =&gt;
                                          nextstate &lt;= Five;
                                  WHEN "010" =&gt;
                                          nextstate &lt;= Ten;
                                  WHEN "100" =&gt;
                                          nextstate &lt;= Twentyfive;
                                  WHEN OTHERS =&gt;
                                          nextstate &lt;= Start;
                           END CASE;
                  WHEN Five =&gt;
                           PC &lt;= "00";
                           CASE QDN IS
                                   WHEN "000" =&gt;
                                           nextstate &lt;= Five;
                                   WHEN "001" =&gt;
                                           nextstate &lt;= Ten;
                                   WHEN "010" =&gt;
                                           nextstate &lt;= Fifteen;
                                   WHEN "100" =&gt;
                                           nextstate &lt;= Thirty;
                                   WHEN OTHERS =&gt;
                                           nextstate &lt;= Start;
                          END CASE;
                  WHEN Ten =&gt;
                          PC &lt;= "00";
                          CASE QDN IS
                                  WHEN "000" =&gt;
                                          nextstate &lt;= Ten;
                                  WHEN "001" =&gt;
                                          nextstate &lt;= Fifteen;
                                  WHEN "010" =&gt;
                                          nextstate &lt;= Twenty;
                                  WHEN "100" =&gt;
                                          nextstate &lt;= Thirtyfive;
                                  WHEN OTHERS =&gt;
                                          nextstate &lt;= Start;
                          END CASE;
                  WHEN Fifteen =&gt;
                          PC &lt;= "00";
                          CASE QDN IS
                                  WHEN "000" =&gt;
                                          nextstate &lt;=Fifteen;
                                  WHEN "001" =&gt;
                                          nextstate &lt;= Twenty;
                                  WHEN "010" =&gt;
                                          nextstate &lt;= Twentyfive;
                                  WHEN "100" =&gt;
                                          nextstate &lt;= Fourty;
                                  WHEN OTHERS =&gt;
                                          nextstate &lt;= Start;
                          END CASE;
                  WHEN Twenty =&gt;
                          PC &lt;= "00";
                          CASE QDN IS
                                  WHEN "000" =&gt;
                                          nextstate &lt;= Twenty;
                                  WHEN "001" =&gt;
                                          nextstate &lt;= Twentyfive;
                                  WHEN "010" =&gt;
                                          nextstate &lt;= Thirty;
                                  WHEN "100" =&gt;
                                          nextstate &lt;= Fourtyfive;
                                  WHEN OTHERS =&gt;
                                          nextstate &lt;= Start;
                          END CASE;
                  WHEN Twentyfive =&gt;
                          PC &lt;= "10";
                          nextstate &lt;= Start;
                  WHEN Thirty =&gt;
                          PC &lt;= "01";
                          nextstate &lt;= Twentyfive;
                  WHEN Thirtyfive =&gt;
                          PC &lt;= "01";
                          nextstate &lt;= Thirty;
                  WHEN Fourty =&gt;
                          PC &lt;= "01";
                          nextstate &lt;= Thirtyfive;
                  WHEN Fourtyfive =&gt;
                          PC &lt;= "01";
                          nextstate &lt;= Fourty;
          END CASE;
      END PROCESS;
  
      fsm2:   PROCESS (reset, clk)
      BEGIN
          IF (reset = '0') THEN
                  currentstate &lt;= Start;
          ELSIF (clk'EVENT) AND (clk = '1') THEN
                  currentstate &lt;= nextstate;
          END IF;
      END PROCESS;
  END behavioral;
  </code></pre>
  
  <p>Here are my constraints</p>
  
  <pre><code>##Buttons
  ##IO_L20N_T3_34
  set_property IOSTANDARD LVCMOS33 [get_ports {QDN[0]}]
  set_property PACKAGE_PIN R18 [get_ports {QDN[0]}]
  
  ##IO_L24N_T3_34
  set_property IOSTANDARD LVCMOS33 [get_ports {QDN[1]}]
  set_property PACKAGE_PIN P16 [get_ports {QDN[1]}]
  
  ##IO_L18P_T2_34
  set_property IOSTANDARD LVCMOS33 [get_ports {QDN[2]}]
  set_property PACKAGE_PIN V16 [get_ports {QDN[2]}]
  
  ##IO_L7P_T1_34
  set_property IOSTANDARD LVCMOS33 [get_ports reset]
  set_property PACKAGE_PIN Y16 [get_ports reset]
  
  ##LEDs
  ##IO_L23P_T3_35
  set_property IOSTANDARD LVCMOS33 [get_ports {PC[0]}]
  set_property PACKAGE_PIN M14 [get_ports {PC[0]}]
  
  ##IO_L23N_T3_35
  set_property IOSTANDARD LVCMOS33 [get_ports {PC[1]}]
  set_property PACKAGE_PIN M15 [get_ports {PC[1]}]
  
  create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
  set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports {QDN[*]}]
  set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports {QDN[*]}]
  set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports reset]
  set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports reset]
  set_output_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports {PC[*]}]
  set_output_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports {PC[*]}]
  </code></pre>
  
  <p>I'm using Vivado 2015.2 and designing for the ZYBO development board.</p>
  
  <p>Any and all help is appreciated.</p>
  
  <p><strong>Edit 8/26/15</strong></p>
  
  <p>Alright, I got my code working for the most part. I was able to use </p>
  
  <pre><code>set_property PACKAGE_PIN L16 [get_ports clk]
  set_property IOSTANDARD LVCMOS33 [get_ports clk]
  create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
  </code></pre>
  
  <p>for my clock. However, this clock is way faster than I want it to be (125MHz), so I know I have to use clock division and in the constraint file generate a clock, but do I need to assign the generated clock to a pin? And does anyone have any tips on how to include the clock divider in my current vhdl code? Do I just make it another process, and add another port, or is it more complicated than that?</p>