title: How do form Variable names by using defines in system verilog
body: <p>How to form the variable name using defines in  system verilog, actually i need to configure my registers (around 100). to do that i need to hardcode the 100 statement. is there any way to form a variable using define(anyother way)?</p>