title: Bit slicing in verilog
body: <p>How can I write wdata[((8*j)+7) : (8*i)] = $random; in verilog programming language? , where i and j are reg type variable.  Modelsim gives error for constant range variable. How could I write it in proper manner. </p>