title: String Manipulation in Verilog
body: <p>I need to perform basic operations on strings like concatenation,replacement and comparison in my Verilog simulation. How could it be possible? Is there any built-in support?</p>
  
  <p>Thanks in advance.</p>