title: synthesizable 64 bit full adder in verilog
body: <p>I want to design a synthesizable 64 bit full adder, so I need to instantiate the module 64 times, which makes the code bulky. Can anyone suggest an alternative way to minimize the code? </p>