title: How to design a variable bit (m bit) counter using VHDL or Verilog?
body: <p>I tried different ways to design a variable bit counter (any counter like ring or Johnson) using VHDL, but all was in vain. </p>
  
  <p>Can anyone help me to overcome this?</p>