title: What does it mean whe you have: case state is when vale1 => state <= value2 in vhdl?
body: <p>This line of code gets me confused. I don't get how it works, I know <code>=&gt;</code> and <code>&lt;=</code> are assigning symbols, but why 2 assignments to the same thing?</p>