{"push_id":4268773593,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"4d0e7b628a82fb81f833a6221abfa88f82029ea5","before":"fd9fa9995cdafa526543df466d762a982863a906","commits":[{"sha":"4d0e7b628a82fb81f833a6221abfa88f82029ea5","author":{"name":"Simon Pilgrim","email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk"},"message":"[X86][AVX] Add plausible schedule classes to MASKPAIR/VP2INTERSECT/VDPBF16PS instructions\n\nThese are really just placeholders that use approximately the right resources - once we have CPUs scheduler models that support these instructions they will need revisiting.\n\nIn the meantime this means that all instructions have a class of some kind., meaning models can be more easily flagged as complete.","distinct":true,"url":"https://api.github.com/repos/ClangBuiltLinux/llvm-project/commits/4d0e7b628a82fb81f833a6221abfa88f82029ea5"}]}
{"actor":{"display_login":"nathanchance"}}