{"push_id":4168334847,"size":19,"distinct_size":1,"ref":"refs/heads/shell-rework","head":"63e244a7cb3a4711f934977d900a857d6b1860f3","before":"b12e67f3ee41e3e2ffb64cfd507ad727dcd7b2f2","commits":[{"sha":"9a0dac9985a9456e86a5b65a984448db862c7fe1","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Xilinx Pin Overlay: Initial commit","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/9a0dac9985a9456e86a5b65a984448db862c7fe1"},{"sha":"a0668b1b9267d8a11f0bdf55794b3b754af98054","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"GPIO: Move io <> bridge sink connectivity","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/a0668b1b9267d8a11f0bdf55794b3b754af98054"},{"sha":"8537866a0568237f53a64e0c1096c1fcc258c06e","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Remove MarkDUT","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/8537866a0568237f53a64e0c1096c1fcc258c06e"},{"sha":"e7cbba1163ed8411c6bfde26e8a83a4912278874","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Move UART io assignment to Xilinx UART Overlay","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/e7cbba1163ed8411c6bfde26e8a83a4912278874"},{"sha":"fd5cba8629db243a03d36dc70a27808a7431e87e","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Move I2C io assignment to Xilinx I2C Overlay","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/fd5cba8629db243a03d36dc70a27808a7431e87e"},{"sha":"5e4cc8ef162d6b9b03c7d1705a376daf39afca3b","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"JTAG: Move io assignment, change io type to Analog","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/5e4cc8ef162d6b9b03c7d1705a376daf39afca3b"},{"sha":"c2684bb6a1b26b28145d5b5ab637315940482469","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"SPI: Move io assignment, change IO DQ to Vec(Analog)","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/c2684bb6a1b26b28145d5b5ab637315940482469"},{"sha":"344413e6d771f6e7754674badb562e38c94b0468","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"PWM: Move io assignment, change io to Vec(Analog())","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/344413e6d771f6e7754674badb562e38c94b0468"},{"sha":"85d539783bda7593d6f3d5edca576ea4d4cdff69","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Merge remote-tracking branch 'origin/master' into xilinx-pin-overlay","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/85d539783bda7593d6f3d5edca576ea4d4cdff69"},{"sha":"082697dff417d07ab4db3dd252d7ff5e9c9cc020","author":{"name":"Ryan Macdonald","email":"17886a4d66a5070ce331290ee1cf76d04461db83@sifive.com"},"message":"Add FlippedJTAGIO as workaround for BundleBridge/Flipped bug","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/082697dff417d07ab4db3dd252d7ff5e9c9cc020"},{"sha":"66d742a5f20d61efea442ae0ec8f49d04cf439af","author":{"name":"Ryan Macdonald","email":"a1ef71185abd54384635041852822793ff32cad0@users.noreply.github.com"},"message":"Merge pull request #82 from sifive/xilinx-pin-overlay\n\nOverlays: Analog, change top-level io connectivity","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/66d742a5f20d61efea442ae0ec8f49d04cf439af"},{"sha":"142a04eebac69dee2e44e559ace4624f577954f0","author":{"name":"Erik Danie","email":"9e83a6e76fd394822d29ae4e7f9f55f304dccfe2@sifive.com"},"message":"configurable vc707 dimm, default to 1gb","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/142a04eebac69dee2e44e559ace4624f577954f0"},{"sha":"868287e6529b72b02880c51f564fc4b5748dc0d7","author":{"name":"Erik Danie","email":"9e83a6e76fd394822d29ae4e7f9f55f304dccfe2@sifive.com"},"message":"fixes","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/868287e6529b72b02880c51f564fc4b5748dc0d7"},{"sha":"1f7b369f9412e6b1797281504f889f2ee7d44fc5","author":{"name":"Erik Danie","email":"8b5da8f9b8f2c220f81f66a00bbd47c1e5149e51@users.noreply.github.com"},"message":"Merge pull request #83 from sifive/vc707-1-4gb-config\n\nVc707 1 4gb config","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/1f7b369f9412e6b1797281504f889f2ee7d44fc5"},{"sha":"e5ac85f39e234b2fd934c8a4d36865325c0fc167","author":{"name":"Jack Koenig","email":"617d1703c8b160c078f1953413b024813ba021bf@sifive.com"},"message":"Replace toBool(s) with asBool(s) (#53)","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/e5ac85f39e234b2fd934c8a4d36865325c0fc167"},{"sha":"6f29b3d5dcd0aa7282a1b920051857bdfba71af8","author":{"name":"Erik Danie","email":"9e83a6e76fd394822d29ae4e7f9f55f304dccfe2@sifive.com"},"message":"no pullup on keeper pin","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/6f29b3d5dcd0aa7282a1b920051857bdfba71af8"},{"sha":"066d92115bfbf0ba9ccf91c7b7906f85c7ba0a4a","author":{"name":"Erik Danie","email":"8b5da8f9b8f2c220f81f66a00bbd47c1e5149e51@users.noreply.github.com"},"message":"Merge pull request #84 from sifive/keeper-fix\n\nno pullup on keeper pin","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/066d92115bfbf0ba9ccf91c7b7906f85c7ba0a4a"},{"sha":"09ebb9b7c6977207c61f0cbf21f9e01a37e855c2","author":{"name":"Ernie Edgar","email":"9bbe0c701594058372f995ea475464e74ff32466@users.noreply.github.com"},"message":"Debug: Make Debug Module optional (#85)","distinct":false,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/09ebb9b7c6977207c61f0cbf21f9e01a37e855c2"},{"sha":"63e244a7cb3a4711f934977d900a857d6b1860f3","author":{"name":"Erik Danie","email":"9e83a6e76fd394822d29ae4e7f9f55f304dccfe2@sifive.com"},"message":"changes after merge","distinct":true,"url":"https://api.github.com/repos/sifive/fpga-shells/commits/63e244a7cb3a4711f934977d900a857d6b1860f3"}]}
{"actor":{"display_login":"erikdanie"}}