{"push_id":2800896173,"size":242,"distinct_size":79,"ref":"refs/heads/upstream-intervals","head":"650652fdab867702fc238541a7f49d8b9a1aefc2","before":"c8430ef5766c476f7f0e70e6742ac2f163fe54a0","commits":[{"sha":"661147d84d8c27a5b4f051ced12ebf7efecb40dc","author":{"name":"Jack Koenig","email":"932f30a41a696f6a414c4f83dfffd299d2402155@gmail.com"},"message":"Fix bug in DiGraph.reverse on an graph with one vertex, no edges (#628)","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/661147d84d8c27a5b4f051ced12ebf7efecb40dc"},{"sha":"427095ad97ac31e994fee3d083eb18f78e701004","author":{"name":"Jack Koenig","email":"617d1703c8b160c078f1953413b024813ba021bf@sifive.com"},"message":"Fix ConstProp bug where multiple names would swap with one\n\nFixes issue in https://github.com/freechipsproject/rocket-chip/pull/848","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/427095ad97ac31e994fee3d083eb18f78e701004"},{"sha":"97642d6ddeca4e2109010ac5d6a0a199df01f28c","author":{"name":"Donggyu Kim","email":"b01285fa57778257639abdf4f04ee3a613ae32ec@eecs.berkeley.edu"},"message":"do not swap wire names with node names","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/97642d6ddeca4e2109010ac5d6a0a199df01f28c"},{"sha":"a54e32ab20ef521d18080f1c02d77339118b95e2","author":{"name":"Jack Koenig","email":"932f30a41a696f6a414c4f83dfffd299d2402155@gmail.com"},"message":"Merge pull request #626 from freechipsproject/fix-swap-bug\n\nFix ConstProp bug where multiple names would swap with one","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/a54e32ab20ef521d18080f1c02d77339118b95e2"},{"sha":"7faf651a45c1470ca8308ef7fc22819b4bea3cd4","author":{"name":"Andrey Ayupov","email":"0e44fbf45cf79881d533e24e56db2ac6145ceaa6@gmail.com"},"message":"Flatten transformation (#631)\n\n* initial implementation of InlineDeepTransformation\r\n\r\n* rewrote transformation to not have any side effects in terms on inlining that was not annotated to be inlined\r\n\r\n* minor rewrites\r\n\r\n* renamed transformations to Flatten\r\n\r\n* fixes according to review\r\n\r\n* added more comments and fixed formating/style\r\n\r\n* fixed spacing, minor style fixes","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/7faf651a45c1470ca8308ef7fc22819b4bea3cd4"},{"sha":"86f7abd4d63a33bbb0012fa254b01edf10ba2159","author":{"name":"Donggyu","email":"b01285fa57778257639abdf4f04ee3a613ae32ec@eecs.berkeley.edu"},"message":"DCE for IsInvalid (#629)","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/86f7abd4d63a33bbb0012fa254b01edf10ba2159"},{"sha":"a84956afa36dbe29e87dd6c2168848a426ec42d3","author":{"name":"Andrey Ayupov","email":"0e44fbf45cf79881d533e24e56db2ac6145ceaa6@gmail.com"},"message":"bug fix for cases when we want to flatten a module in which a module is instantiated multiple times (#634)","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/a84956afa36dbe29e87dd6c2168848a426ec42d3"},{"sha":"672162b4bf6ca4a4a4ed7a4a9ffaadfea428ede0","author":{"name":"Jack Koenig","email":"932f30a41a696f6a414c4f83dfffd299d2402155@gmail.com"},"message":"Constant propagation across module boundaries (#633)","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/672162b4bf6ca4a4a4ed7a4a9ffaadfea428ede0"},{"sha":"f3c0e9e4b268c69d49ef8c18e41c7f75398bb8cf","author":{"name":"Adam Izraelevitz","email":"e51fcb701c5a73678f44c1b0f5380ef6c2f20d43@gmail.com"},"message":"Reorder port and wire assignments in Verilog (#641)\n\n* Reorder port and wire assignments in Verilog\r\n\r\n* Fixed up syntax","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/f3c0e9e4b268c69d49ef8c18e41c7f75398bb8cf"},{"sha":"f64ebc82689605fe443368fe798ea34be9c8d028","author":{"name":"Adam Izraelevitz","email":"e51fcb701c5a73678f44c1b0f5380ef6c2f20d43@gmail.com"},"message":"Added option to emit final annotations (#649)\n\n* Added option to emit final annotations\r\n\r\n* Removed extra > from output-anno-file\r\n\r\n* Removed other extra > from input-anno-file","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/f64ebc82689605fe443368fe798ea34be9c8d028"},{"sha":"ecaaa26e837b0d5d9a2085710ffa8d27dd07bd14","author":{"name":"Albert Magyar","email":"eb0d648a2715fbd3bc24f2fb2077dca691604aec@gmail.com"},"message":"Make InstanceGraph track module hierarchies not contained in the top-level hierarchy","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/ecaaa26e837b0d5d9a2085710ffa8d27dd07bd14"},{"sha":"fce8867f9a9242f2f783867ced702d9d143dc60d","author":{"name":"Edward Wang","email":"c14f5792079d1995cbc43c798967162d52580e00@compdigitec.com"},"message":"Add InstanceGraph tests","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/fce8867f9a9242f2f783867ced702d9d143dc60d"},{"sha":"ee52079cd2fad3c43f2ef542c7f7262cc5dca610","author":{"name":"Edward Wang","email":"c14f5792079d1995cbc43c798967162d52580e00@compdigitec.com"},"message":"Write tests on multi-rooted circuits for ConstProp\n\nSince InstanceGraph now has all modules in its graph, test ConstProp on all modules as a default behaviour.\n\n- Need to think about how to target ConstProp only for a specific module?\n\nClose #644","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/ee52079cd2fad3c43f2ef542c7f7262cc5dca610"},{"sha":"e2ad4650c73a33fa84f1b8d4aa84438feaefb153","author":{"name":"Schuyler Eldridge","email":"a30ed3bd4a6a42b41ea371a9f382b4fe3a6306f4@gmail.com"},"message":"Make pathsInDAG walk all possible paths (#655)\n\n* Make pathsInDAG walk all possible paths\r\n\r\nSigned-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>\r\n\r\n* Use linearization order when finding all paths in DAG","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/e2ad4650c73a33fa84f1b8d4aa84438feaefb153"},{"sha":"c5627f355767d4c4f5232fee81a61b7e8510672f","author":{"name":"Jim Lawson","email":"4b237fc2b3eae9e3830d98bce494d18923e4a8e1@berkeley.edu"},"message":"Update sbt to 0.13.16; add Scala 2.12 support. (#639)\n\n* Update sbt to 0.13.16; add Scala 2.12 support.\r\nTo clean, test, and build Scala 2.11 and Scala 2.12 versions:\r\n  % sbt +clean +test +publishLocal\r\n\r\n* Update Travis to test in 2.11.11 and 2.12.3\r\n\r\n* Try different way of providing Travis Scala version\r\n\r\n* Attempt to get verilator built before tests.","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/c5627f355767d4c4f5232fee81a61b7e8510672f"},{"sha":"a4c072d5afd56cbc1d8292c865e9f8331d6e6f0f","author":{"name":"Chick Markley","email":"ed10eb980c71c415968da3f5bf3069f0e54ed8df@qrhino.com"},"message":"Create way of collecting program arguments in Driver (#659)\n\nAdds programArgs to commonOptions\r\nprogramArgs is all arguments on command line with out leading -/+\r\nor are not bound to a flag.\r\nCreate simple test","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/a4c072d5afd56cbc1d8292c865e9f8331d6e6f0f"},{"sha":"893ed22449edf83e6773feff8058d6ceb64ae984","author":{"name":"Chick Markley","email":"ed10eb980c71c415968da3f5bf3069f0e54ed8df@qrhino.com"},"message":"Provide mechanism so that programs can optionally (#660)\n\nnot exit when --help is included in program flags","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/893ed22449edf83e6773feff8058d6ceb64ae984"},{"sha":"8dbc6e63b6235af69094eb75050e8a751e22694a","author":{"name":"Chick Markley","email":"ed10eb980c71c415968da3f5bf3069f0e54ed8df@qrhino.com"},"message":"Fix problem where wrong verilog file is used. (#661)\n\nWhen calling verilator in a subdirectory like ./test_run_dir/...\r\nverilator will read the verilog file from the current working directory\r\nif there is a file there with the right name.  This fix specifies\r\nthe specific path of the verilog file intended.","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/8dbc6e63b6235af69094eb75050e8a751e22694a"},{"sha":"f04a18efdf4ca88fe1ac77acab30e21290957919","author":{"name":"Edward Wang","email":"c14f5792079d1995cbc43c798967162d52580e00@compdigitec.com"},"message":"Some ScalaDoc warning fixes","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/f04a18efdf4ca88fe1ac77acab30e21290957919"},{"sha":"34e9944aaf3c1fc76fcaaacc02509f217c0c0d63","author":{"name":"Jack Koenig","email":"932f30a41a696f6a414c4f83dfffd299d2402155@gmail.com"},"message":"Fix string lit (#663)\n\nRefactor StringLit to use String instead of Array[Byte]","distinct":false,"url":"https://api.github.com/repos/freechipsproject/firrtl/commits/34e9944aaf3c1fc76fcaaacc02509f217c0c0d63"}]}
{"actor":{"display_login":"azidar"}}