{"push_id":2921080758,"size":1,"distinct_size":1,"ref":"refs/heads/flabb4","head":"35fcbe1a6c92ce26aa0023e67be452649760f2fd","before":"4653c500756da8166f1892c3b58279acabae0a11","commits":[{"sha":"35fcbe1a6c92ce26aa0023e67be452649760f2fd","author":{"name":"rlindsberg","email":"a2a5221fbf18b89b02b8b83546f7dc9868a222aa@karlemstrand.com"},"message":"Add assert-tests, found another bug","distinct":true,"url":"https://api.github.com/repos/rlindsberg/1331IL-VHDL-Design/commits/35fcbe1a6c92ce26aa0023e67be452649760f2fd"}]}
{"actor":{"display_login":"rlindsberg"}}