{"push_id":2543058743,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"20cfe869c9e572127227aa46f3d32e332a8e7aa9","before":"ec1421ae6792e7608d04d22549415a709d433dea","commits":[{"sha":"20cfe869c9e572127227aa46f3d32e332a8e7aa9","author":{"name":"NCTU Electrical & Electronics Laboratory","email":"70bbb867f90d036de5a55bbddcd3edcf3fdeef6f@g2.nctu.edu.tw"},"message":"re-write, change variable name","distinct":true,"url":"https://api.github.com/repos/eelabnctu/Verilog_Snippet/commits/20cfe869c9e572127227aa46f3d32e332a8e7aa9"}]}
{"actor":{"display_login":"eelabnctu"}}