{"action":"created","issue":{"url":"https://api.github.com/repos/sinara-hw/sinara/issues/601","repository_url":"https://api.github.com/repos/sinara-hw/sinara","labels_url":"https://api.github.com/repos/sinara-hw/sinara/issues/601/labels{/name}","comments_url":"https://api.github.com/repos/sinara-hw/sinara/issues/601/comments","events_url":"https://api.github.com/repos/sinara-hw/sinara/issues/601/events","html_url":"https://github.com/sinara-hw/sinara/issues/601","id":385875243,"node_id":"MDU6SXNzdWUzODU4NzUyNDM=","number":601,"title":"Sayma v2 Project Plan","user":{"login":"jbqubit","id":20543958,"node_id":"MDQ6VXNlcjIwNTQzOTU4","avatar_url":"https://avatars1.githubusercontent.com/u/20543958?v=4","gravatar_id":"","url":"https://api.github.com/users/jbqubit","html_url":"https://github.com/jbqubit","followers_url":"https://api.github.com/users/jbqubit/followers","following_url":"https://api.github.com/users/jbqubit/following{/other_user}","gists_url":"https://api.github.com/users/jbqubit/gists{/gist_id}","starred_url":"https://api.github.com/users/jbqubit/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/jbqubit/subscriptions","organizations_url":"https://api.github.com/users/jbqubit/orgs","repos_url":"https://api.github.com/users/jbqubit/repos","events_url":"https://api.github.com/users/jbqubit/events{/privacy}","received_events_url":"https://api.github.com/users/jbqubit/received_events","type":"User","site_admin":false},"labels":[],"state":"open","locked":false,"assignee":null,"assignees":[],"milestone":null,"comments":8,"created_at":"2018-11-29T18:48:37Z","updated_at":"2018-12-12T22:14:18Z","closed_at":null,"author_association":"COLLABORATOR","body":"Here's a coherent project plan for Sayma v2. It is informed by extensive discussion on github Issue system over the past year and recent offline discussion with the Sayma v1 developers. This is posted here so everyone knows what the contracts call for in development of Sayma v2. This plan will be updated if contracts differ from the present plan. Please use existing or new Issues for further discussion of technical topics. \r\n\r\nThis plan defines concrete performance goals, specifies which parties are responsible for specific deliverables and defines a project management structure. The aim is to provide sufficient specification and structure at the outset that all parties feel comfortable with their responsibilities and minimizes the role of ARL/UMD in project management. \r\n\r\nThe plan includes design choices that simplify Sayma and lower costs. The github Sayma Issue tracking contains a long list of bug fixes and modifications to v1 (https://github.com/sinara-hw/sinara). I call out explicit specifications below in cases where there is not a clear github consensus on how to proceed with Sayma v2. The plan is not meant to substitute for the Issue system except where which-path clarity is required in which case this plan is authoritative. I will annotate relevant github Issues with a link to this Issue so there is clarity about which-path.\r\n\r\n# Definitions\r\nLet __TS-MTCA__ be a micro TCA crate configured as follows: \r\n- 1 NAT NATIVE-R5 or -R9\r\n- 1 NAT AC 600D \r\n- 1 NAT MCH-Basic v3.5\r\n\r\nLet __TS1__ be a Sayma test setup consisting of the following\r\n- 1 Sayma AMC+RTM \r\n- Powered by ATX connector from benchtop supply\r\n\r\nLet __TS2__ be a Sayma test setup consisting of the following\r\n- Single uTCA chassis configured as TS-MTCA\r\n- 2 Sayma AMC+RTM\r\n- 1 Metlino \r\n- All RF channels producing 400 MHz sinusoid\r\n- Cards in adjacent slots\r\n\r\nLet __TS7__ be a Sayma test setup consisting of the following\r\n- Single uTCA chassis configured as TS-MTCA\r\n- 6 Sayma AMC+RTM\r\n- 1 Metlino \r\n- All RF channels producing 400 MHz sinusoid\r\n- Cards in adjacent slots\r\n\r\n# Sayma v2 Diffs\r\nWhen diff also applies for [Metlino](https://github.com/sinara-hw/Metlino/issues) it is noted. \r\n\r\n## RTM Synthesizer\r\n- Layout both ADF4351 and HMC830, change capacitors to reroute clocks.\r\n- Use HMC830 as primary synthesizer. \r\n    - problem: random lockups at power cycling, possible fix: possibly due to power sequencing \r\n    - problem: unsynchronised dividers, fix: Make FPGA measure the output phase and reset the HMC830 divider until synchronised.\r\n    - HMC830 lock status exposed on front-panel LED. \r\n- ADF4351 is backup option. No development of ADF4351 until operation with HMC830 is fully tested and succeeds, or HMC830 bug clearly blocks forward progress. \r\n\r\n## AMC clock recovery\r\nDiscussed in [meta/issues/15](https://github.com/sinara-hw/meta/issues/15). Also applies to [Metlino](https://github.com/sinara-hw/Metlino/issues).\r\n- Use Si5324 as primary approach for Sayma v2.\r\n- Layout both Si5324 and Tom’s WR PLL scheme that uses Si549 in addition to Si5324\r\n    - Change capacitors to reroute clocks.\r\n    - Confirm that DCXO and the Si5324 can both be shutdown in software (using SFOUTx_REG), otherwise add a FET on power lines.\r\n- Clear delineation on schematics between Si5324 and WR PLL schemes. \r\n- No funding to develop WR PLL support in this contract.\r\n\r\n## DAC-FPGA Synchronization\r\nDeterministic phase alignment between DACs on separate Sayma PCBs between power cycles is an important design criterion and should be considered at all stages of design. This implies a) SYSREF is aligned with RTIO clock b) DAC clocks are synchronized to local SYSREF edges. \r\n- Follow approach demonstrated by Tom's prototype (Issue #583) using low jitter FF to retime AMC-FPGA SYNC pulse to f_dac_ref. Summarized in Issue #594. \r\n- Remove HMC7043, add components needed to generate MGTREFCLK. \r\n- Test conditions\r\n    - SAWG output on all channels on two Sayma boards, 400 MHz continuous RF \r\n    - Sayma-local TTL output at 100 MHz\r\n    - laboratory temperature stability +/- 0.5 C\r\n    - Cycle crate power 100 times\r\n- Specification \r\n    - __ST1__: SAWG-SAWG phase alignment error across \r\nall power cycles: < 1/f_dac_clk \r\n    - __ST2__: SAWG-TTL alignment error across all power cycles: < 0.5 ns\r\n\r\n## DAC Performance\r\n\r\n### DAC Phase Stability\r\nPhase stability between DACs on separate Sayma PCBs is an important design criterion and should be considered at all stages of the design. This assumes that DAC-FPGA synchronization.  \r\n- Test conditions\r\n    - SAWG output on all channels on two Sayma boards, 400 MHz continuous RF \r\n    - Assume laboratory temperature stability +/- 0.5 C\r\n    - Duration 24 hours\r\n- Target performance\r\n    - __ST3__: SAWG-SAWG phase alignment variation < +/- 0.5 deg \r\n    - __ST4__: SAWG-TTL alignment variation < +/-250 ps\r\n\r\n### DAC Noise\r\nLow cross talk between adjacent analog channels on same AFE is an important design criterion and should be considered at all stages of the design (particularly layout). \r\n- Goal: at 400 MHz < -80 dBc.\r\n\r\nPhase noise at 400 MHz (3 dB margin on AD9154 specification):\r\n- 10 Hz offset, < -94 dBc\r\n- 100 Hz offset, < -103 dBc \r\n- 1000 Hz offset, < -120 dBc\r\n- 10,000 Hz offset, < -126 dBc\r\n\r\n## Reduce complexity of Sayma v2\r\n- Remove fast JESD ADCs from RTM layout\r\n- Reduce complexity of clocking options\r\n    - Remove clock mezzanine\r\n    - User must supply RTM with DAC reference clock (f_dac) via back-panel SMA\r\n    - f_rtio is obtained from front-panel SMA (if master) or fiber+CDR (if satellite)\r\n    - User must ensure that the following are phase locked: f_dac_ref and f_rtio \r\n    - Synth on RTM generates f_dac from f_dac_ref\r\n    - No support for analog backplane (LLRFBP, https://github.com/sinara-hw/sinara/issues/498). \r\n- Unambiguous mapping between control pin and IC naming semantics in schematics and corresponding ARTIQ source. \r\n- Remove 24-bit multi-channel ADC from Sayma RTM layout. \r\n- Reduce data rate for FTDI chip -- pending ongoing discussion. \r\n\r\n## AFE Interface to RTM \r\n- Use FMC connector for RF, digital and power. This approach is validated by tests in https://github.com/sinara-hw/sinara/issues/386.\r\n- Reduce number of AFE's to 2.\r\n\r\n## BaseMod AFE v2 \r\n- New form factor to accommodate switch to FMC and 4 DAC channels per AFE.\r\n- FMC-type front panels, with connector holes determined by choice of AFE.\r\n- AFE name and version number on FMC front panel. \r\n- No RF power detector.\r\n- Add LVDS ADC. Copy design from Sampler. No development support for ADC in this contract. \r\n- Hardware Developer shall specify PCB material assuming maximum RF frequency is 1 GHz. \r\n\r\n## Smart Agile Waveform Generator \r\nUse SAWG v1 with minimal modification to demonstrate Sayma v2 hardware. SAWG v2 will be pursued once Sayma v2 hardware is working. \r\n\r\n### SAWG v1 \r\n- f_rtio = f_dac_ref = 150 MHz \r\n- dac data rate 0.6 GSPS\r\n- f_dac_clk = 2.4 GHz (2X interpolation) \r\n\r\n### SAWG v2\r\n- ARTIQ Python interface to SAWG v2 shall not make implicit modifications to RTIO timeline.\r\n- f_rtio = f_dac_ref = 125 MHz (same as for Kasli)\r\n- dac data rate 1.0 GSPS\r\n- f_dac_clk = 2.0 GHz (4X interpolation) with following expected implications: \r\n    - Carrier bandwidth (f0): 500 MHz 1st Nyquist\r\n    - Baseband bandwidth (f1, f2): +/- 75 MHz 1st Nyquist\r\n    - M-Labs Comment: “To use Sayma with 1 GHz data rate, the parameters of SAWG, the JESD core as well as the clocking setup and DAC configuration code need to be adjusted. This is likely achievable as most of the parts are designed for and were individually already tested at 1 GHz. But it's not straight-forward.” \r\n    - __action__: Software and Gateware Developer does study\r\n- Reduce resource consumption\r\n    - comment: resource utilization at 1 GSPS may already be acceptable ([link](https://github.com/m-labs/artiq/issues/1144#issuecomment-433447687))\r\n    - comment: consider decreasing resolution of f0\r\n    - comment: resource consumption of moninj not clear #675 \r\n    - comment: https://github.com/m-labs/artiq/issues/801 Jordens “imagines several opportunities to improve and simplify SAWG (different DUC scheme as suggested elsewhere, improving and shrinking the spline coefficient representation/serialization, transaction-based SAWG RTIO events which would cut down the number of RTIO channels, raw sample channels, revisiting phase and frequency resolution, study required bit depth/resource usage…”\r\n    - feature priority: 1 GSPS data rate, AM for noise eating \r\n    - __action__: Software and Gateware Developer does study\r\n\r\n## Ethernet\r\n- Replace MAX24287 by M88E1512. This is same family IC as KC705 which is already supported by ARTIQ.\r\n- Configuration of M88E1512  is by static pin strapping: 1 Gbps, GMII, 1000BASE-X.\r\n- RGMII is connected only with FPGA -- no interface to MMC.\r\n- Layout so that uTCA Port0 and SFP can be driven by M88E1512 or by GTH transceiver on FPGA. Use coupling capacitors to choose which.\r\n- Also applies to Metlino. \r\n\r\n---------------\r\n\r\nIt is anticipated that there will be three developers working together. Responsibilities and interfaces between developers are discussed in this section. UMD/ARL will serve as Technical Point of Contact (TPOC). \r\n- Hardware Developer\r\n- Integration and Timing Developer\r\n- Software and Gateware Developer\r\n\r\n# Hardware Developer\r\nThe Hardware Developer is responsible for hardware design and manufacturing. Testing responsibilities of the Hardware Developer are those detailed in HT3. All deliverables include bi-weekly written progress reports. The Hardware Developer has four deliverables HT1 to HT5. \r\n\r\n## __HT1__ high level design\r\nHigh-level schematics for all PCBs to include component part numbers, high-level component interconnection, power budget, high-level layout of all PCBs including location of ICs, board-to-board headers, RF shielding, heat sinks, mechanical support and front panel design. Post design files to github and tag. Participate in design review on github. \r\n\r\nLayout-related considerations: \r\n\t\r\n- silk screen #589\r\n    - __action__: Follow Tom's suggestions to label ICs, test points (power, gnd, signals, I2C, SPI), wide pitch for slow signals, push down pull up on logic lines.\r\n- heat sinking #592  \r\n    - **action**: Follow Greg's advice and add more vias.\r\n\r\nHT1 delivery is complete when the Software and Gateware Developer, Integration and Timing Developer and UMD/ARL sign off on the drawings. \r\n\r\n## __HT2__ detailed design \r\nDetailed schematics for all PCBs, finished component interconnections, signal integrity analysis, thermal analysis, power analysis, final PCB routing. Post design files to github and tag. Participate in final design review, accept delegated responsibilities from Software and Gateware Developer Design. Output is layout ready for manufacture. \r\n\r\nHardware Developer shall lead HT2 design review. This design review is in collaboration with scientists and other developers. The review will not be comprehensive. It will focus on differences between v1 and v2 of the hardware. Shall include validation of FPGA pinout. \r\n\r\nHT2 delivery is complete when Software and Gateware Developer and Integration and Timing Developer sign off on the drawings. \r\n\r\n\r\n## __HT3__ manufacturing, baseline testing\r\nFabricate PCBs in the following quantities. TPOC provides sign off prior to commencement of manufacturing. \r\n- Metlino AMC: print 10 PCBs, stuff 4\r\n- Sayma AMC v2: print 10 PCBs, stuff 6\r\n- Sayma RTM v2: print 10 PCBs, stuff 6\r\n- BaseMod v2: print 20 PCBs, stuff 12\r\n- TestMod v2: print 6 PCBs, stuff 6 (DAC outputs to SMAs via baluns)\r\n\r\nExpectations for testing of all stuffed PCBs.\r\n- Atomic documentation of tests and bugs using github Issue tracking system. \r\n    - https://github.com/sinara-hw/Sayma_AMC\r\n    - https://github.com/sinara-hw/Sayma_RTM\r\n    - https://github.com/sinara-hw/Metlino\r\n    - https://github.com/sinara-hw/BaseMod\r\n- thermal test in TS7\r\n    - Maximum temperature of any IC 65 C\r\n- crate power-on with all boards and with arbitrary RTM unplugged in TS7\r\n- hot swap arbitrary AMC and RTM boards in TS7\r\n- power-on with or without RTM unplugged in TS1 \r\n- Signal integrity testing on isolated chips, acceptable bit error rate is \r\n    - use any suitable IP (eg Xilinx) \r\n    - Ethernet, 1 Gb/s\r\n    - JESD, 6 Gb/s per lane\r\n    - SDRAM \r\n    - I2C, SPI, address all ICs and transmit data at full speed\r\n- MMC configuration including power supply sequencing and IPMI\r\n    - Hardware Developer shall test MMC firmware on TS7 system prior to distribution.\r\n    - If errors arise after initial distribution Hardware Developer shall debug and test on TS2 system prior to distribution of the source.\r\n\r\nDistribute hardware to system integrators:\r\n- Software and Gateware Developer: 2 AMC, 2 RTM, 4 AFE, 1 Metlino\r\n- Integration and Timing Developer: 2 AMC, 2 RTM, 4 AFE, 1 Metlino\r\n- The Hardware Developer retains the following for testing and as backups in case of system integrator hardware failure: 2 AMC, 2 RTM, 4 AFE, 1 Metlino \r\n\r\nHT3 delivery is complete when the Software and Gateware Developer and Integration and Timing Developer confirm receipt of hardware. \r\n\r\n## __HT4__ documentation and MMC\r\n- Support system integrators by github Issue system. \r\n- Develop and document fixes for hardware bugs. \r\n    - If bug fixes are substantial (eg replacing multi-pin SMD), system integrators may at their option return boards to The Hardware Developer for repair. System integrator pays shipping inbound, The Hardware Developer pays shipping outbound. \r\n    - Each board should have a serial number, and a wiki page where everyone who reworks the board has to document what they did. Other notes about that particular board and its specific bugs can be added there.\r\n- MMC and Exar configuration\r\n    - Publish source on github within sinara-hw domain.\r\n    - Explicit instructions for building and flashing.\r\n    - Mimic ARTIQ release structure: tag official releases, change log.\r\n- Formal hardware documentation maintained in github\r\n    - Follow ARTIQ model using Sphinx. \r\n    - Setup automatic rendering on readthedocs with webhook to git pushes.\r\n    - Embed link in github that links to readthedocs.\r\n\r\nHT4 delivery is complete when documentation and source is committed and accepted by TPOC. \r\n\r\n## __HT5__ delivery to UMD\r\nBuild demonstration system that is fully assembled and tested. The system shall consist of the following components.\r\n- TS-MTCA\r\n- 1 Metlino serving as ARTIQ Master\r\n- 2 Sayma v2 (AMC + RTM)\r\n- 4 BaseMod v2\r\n- Test jigs, clock hardware, documentation and ARTIQ Python code needed to demonstrate the following:\r\n    - Passage of SAWG-tests written by TPOC; hosted on hithub https://github.com/jbqubit/sinara-testing/tree/master/sayma/repository/sawg-tests\r\n    - ST1, ST2, ST3 and ST4 \r\n- Ship demonstration system to UMD.\r\n- UMD/ARL will return TS-MTCA and clock hardware to the Hardware Developer 1 month after delivery. All other parts will remain property of UMD. \r\n\r\nHT5 delivery is complete when UMD confirms receipt of the demonstration system /and/ TPOC successfully runs test code. TPOC has 7 business days to conduct tests. \r\n\r\n## __HT6__ round up\r\n- Update schematics and layout to remedy bugs.\r\n- Publish to github list of factory acceptance tests including expected results and failure criteria. \f\r\n\r\n\r\n# Integration and Timing Developer \r\nAn Integration and Timing Developer is responsible for hardware integration and testing. This developer has one deliverable OT1. Bi-weekly written progress reports.\r\n\r\n## __OT1__ integration and timing\r\n- __O11__ patch to implement DAC-FPGA synchronization \r\n- __O12__ participate in HT1 design review\r\n- __O13__ participate in HT2 design review, accept delegated responsibilities from Software and Gateware Developer \r\n- __O14__ responsible for building, conducting and documenting tests for ST1 and ST3\r\n- __O15__ measure DAC phase stability\r\n- __O16__ measure DAC phase noise\r\n- __O17__ in support of a future clock distribution scheme modeled after White Rabbit, specify layout of Si549 and related components \r\n- __O18__ write and test ADF4356 driver\r\n\r\nOT1 delivery is complete when the Integration and Timing Developer completes and documents all tests O11 to O18. \r\n\r\n# Software and Gateware Developer\r\nThe Software and Gateware Developer is responsible for gateware and software needed to provide ARTIQ support and to implement SAWG. All software and gateware development items include:\r\n- Test benches or unit tests for gateware and software\r\n- Examples for runtime and kernel APIs\r\n- Documentation for exposed APIs\r\n- Documentation of design choices \r\n- Documentation of code functionality\r\n\r\nThe developer’s work consists of three deliverables MT1 to MT3. An asterisk(*) indicates previously funded work. All deliverables include bi-weekly written progress reports.\r\n\r\n## __MT1__ Sayma v2 Planning\r\n- __M11__ linear ramp problem on Sayma v1 \r\n- __M12__ design study to support 1 GSPS data rate on Sayma v2 (SAWG v1)\r\n- __M13__ design study to investigate SAWG v2 (eg limit f_f0 resolution, reduce RTIO channel number, Moninj) \r\n- __M14__ design study to explore reduced resource consumption options in SAWG v2\r\n- __M15__ participate in HT1 design review\r\n~~- __M16__ plan for HT2 design review; formulate timeline, checklist (eg this) and delegation of responsibilities; exploit personnel at NIST, CERN, UMD/ARL; obtain TPOC sign-off 1 week prior to start of M17~~\r\n- __M17__ participate in HT2 design review\r\n\r\n## __MT2__ Sayma v2 ARTIQ Support\r\n- __M21__ code review and trouble shooting in support of OT1\r\n- __M22__ update clock tree (Oxford scheme) \r\n- __M23__ implement and test ST2 and ST4\r\n- __M24__ test AFE BaseMod v2 (excluding ADC) \r\n- __M25__ responsible for testing SAWG v1 on Sayma v2\r\n- __M26__ support Hardware Developer’s work on HT5\r\n- __M27__ write ARTIQ-based Sayma v2 test bench to validate for continuous integration and document so it can be reproduced by Hardware Developer.\r\n- __M28__ extend RTIO support to FPGA on RTM\r\n\r\n## __MT3__ Sayma v2 Extension and Other\r\n- __M31__ support code developed in __O18__\r\n~~- __M32__ support Si549 as stand-in replacement for Si5324 (no White Rabbit time synchronization in this contract)~~\r\n- __M32__ build and test SAWG v2 assuming features are 1 GSPS data rate, AM for noise eating\r\n- __M34__ removed\r\n- __M35__ removed \r\n- __M36__ build infrastructure \r\n    - Support build for bitstream building for Sayma v1 and SAWG v1 until 6 months after HT3 delivery. \r\n    - Support for bitstream building for SAWG v1 on Sayma v2 until 6 months after SAWG v2 delivery. \r\n    - Support for bitstream building of SAWG v2 for Sayma v2 for 3 years after SAWG v2 delivery. \r\n~~- __M37__ support reduction of data rate for FTDI chip ~~\r\n\r\n----------\r\n\r\n# Project Organization\r\nARL/UMD will fund and manage contracts with @jbqubit serving as technical point of contact (TPOC). In the event of a dispute about interpretation of a contract or about contract execution, the TPOC will have project-level decision making. Note that the legal language in the officially executed contract documents has final authority. \r\n\r\nNew github repositories were setup for each component of the Sayma system. \r\n- https://github.com/sinara-hw/Sayma_AMC\r\n- https://github.com/sinara-hw/Sayma_RTM\r\n- https://github.com/sinara-hw/Metlino\r\n- https://github.com/sinara-hw/BaseMod\r\n\r\nGithub Issue tracking will be the authoritative location for test results and bugs. Keep discussion via other channels (email, IRC) to a minimum but when it happens post a summary to the relevant github Issue. Link back to the old sinara-hw/sinara Issues as needed but don’t conduct new discussions in sinara-hw/sinara. \r\n\r\nWeekly discussions via google hangout during period of performance. Attendance of at least one team member for each collaborator is expected. Discussion limited to 30 minutes per week. Software and Gateware Developer, Hardware Developer and Integration and Timing Developer. UMD/ARL involvement if requested by MC. Responsibilities:\r\n- Strict cycling of responsibilities between teams for each week\r\n- Master of ceremonies (MC): publishes meeting agenda at least 4 hours prior to meeting start, enforces time limits, schedules next weekly meeting (advertised in UTC)\r\n- Clerk: takes meeting minutes, posts to github\r\n\r\n"},"comment":{"url":"https://api.github.com/repos/sinara-hw/sinara/issues/comments/446764471","html_url":"https://github.com/sinara-hw/sinara/issues/601#issuecomment-446764471","issue_url":"https://api.github.com/repos/sinara-hw/sinara/issues/601","id":446764471,"node_id":"MDEyOklzc3VlQ29tbWVudDQ0Njc2NDQ3MQ==","user":{"login":"jbqubit","id":20543958,"node_id":"MDQ6VXNlcjIwNTQzOTU4","avatar_url":"https://avatars1.githubusercontent.com/u/20543958?v=4","gravatar_id":"","url":"https://api.github.com/users/jbqubit","html_url":"https://github.com/jbqubit","followers_url":"https://api.github.com/users/jbqubit/followers","following_url":"https://api.github.com/users/jbqubit/following{/other_user}","gists_url":"https://api.github.com/users/jbqubit/gists{/gist_id}","starred_url":"https://api.github.com/users/jbqubit/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/jbqubit/subscriptions","organizations_url":"https://api.github.com/users/jbqubit/orgs","repos_url":"https://api.github.com/users/jbqubit/repos","events_url":"https://api.github.com/users/jbqubit/events{/privacy}","received_events_url":"https://api.github.com/users/jbqubit/received_events","type":"User","site_admin":false},"created_at":"2018-12-12T22:14:18Z","updated_at":"2018-12-12T22:14:18Z","author_association":"COLLABORATOR","body":"Project plan modifications:\r\n\r\nM12 design study to support 1 GSPS data rate on Sayma v2 ---> M12 design study to support 1 GSPS data rate on Sayma v2 (SAWG v1)\r\n\r\nM13 design study to investigate SAWG v2 ---> M13 design study to investigate SAWG v2 (eg limit f_f0 resolution, reduce RTIO channel number, Moninj) \r\n\r\n __M15__ lead HT1 design review ---> __M15__ participate in HT1 design review \r\n\r\n__M24__ test AFE BaseMod v2 (excluding ADC) ---> __M24__ test AFE BaseMod v2 (including RF switches and attenuators, excluding ADC) \r\n\r\nAddition of new task: M28 extend RTIO support to FPGA on RTM\r\n\r\n__M31__ ---> __M31__ support code developed in __O18__\r\n\r\n__M37__ support reduction of data rate for FTDI chip ---> removed \r\n\r\nAddition of new task to __HT3__: \r\n- Metlino AMC: print 10 PCBs, stuff 4\r\n\r\n--------------\r\n\r\n__HT2__ design review modifications \r\n\r\n- Strike M16. \r\n- Modify M17 to read \"participate in HT2 design review\"\r\n- Addition for Hardware Developer\r\nHardware Developer shall lead HT2 design review. This design review is in collaboration with scientists and other developers. The review will not be comprehensive. It will focus on differences between v1 and v2 of the hardware. Shall include validation of FPGA pinout. \r\n\r\n\r\n"}}
{"actor":{"display_login":"jbqubit"}}