{"push_id":2730307858,"size":2,"distinct_size":2,"ref":"refs/heads/sifive-clic","head":"22665007d6e3dab3cb843f797759fd5527d4bc44","before":"5cc0081bf8022e2470203924c288f1a4d7de2b32","commits":[{"sha":"8d53b0e92c5cc337db1cf9536a74b2548e431640","author":{"name":"Michael Clark","email":"835e254f7e4e78ce79054bd4f71f95af7f9c99e2@sifive.com"},"message":"Add support for QEMU tracing: make check QEMU_TRACE=intr","distinct":true,"url":"https://api.github.com/repos/michaeljclark/qemu-riscv-tests/commits/8d53b0e92c5cc337db1cf9536a74b2548e431640"},{"sha":"22665007d6e3dab3cb843f797759fd5527d4bc44","author":{"name":"Michael Clark","email":"835e254f7e4e78ce79054bd4f71f95af7f9c99e2@sifive.com"},"message":"Add support for running both rv32 and rv64 riscv-tests","distinct":true,"url":"https://api.github.com/repos/michaeljclark/qemu-riscv-tests/commits/22665007d6e3dab3cb843f797759fd5527d4bc44"}]}
{"actor":{"display_login":"michaeljclark"}}