{"push_id":3017234107,"size":1,"distinct_size":1,"ref":"refs/heads/Varshitha","head":"a66aca50bce6fc4fa42c1928301673e6590465cc","before":"096108299a15dcb1da76a53d76fa8045937c9920","commits":[{"sha":"a66aca50bce6fc4fa42c1928301673e6590465cc","author":{"name":"DasariVarshitha","email":"df159c057f5b4e8d55af395b883dcbdb0077f699@users.noreply.github.com"},"message":"Update Circuit.java","distinct":true,"url":"https://api.github.com/repos/DasariVarshitha/digital-logic-design-iiith/commits/a66aca50bce6fc4fa42c1928301673e6590465cc"}]}
{"actor":{"display_login":"DasariVarshitha"}}