{"push_id":2974923714,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"35960fbf3dadb22533e8b18d16feb7dfe9a848f5","before":"404c45227d8606d3c2257cbb52b9cd65a1b45d27","commits":[{"sha":"35960fbf3dadb22533e8b18d16feb7dfe9a848f5","author":{"name":"regvictoram","email":"4815c9cc39deef8d5abb6eb795a29f33f6769f5a@users.noreply.github.com"},"message":"Added ALU Lab work\n\nAdded the ALU developed in VHDL with 4 operations.","distinct":true,"url":"https://api.github.com/repos/regvictoram/LabArch2/commits/35960fbf3dadb22533e8b18d16feb7dfe9a848f5"}]}
{"actor":{"display_login":"regvictoram"}}