{"push_id":2701245915,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"c456195cc4d0775781e35b9e10f2676ba4716153","before":"562ec7fb85eea23fad4db8b9759a5b68a1ebbbb7","commits":[{"sha":"c456195cc4d0775781e35b9e10f2676ba4716153","author":{"name":"Pei-ju Hsu","email":"740e2db156cf646e7ef9314d25ee68bc1e9003a4@users.noreply.github.com"},"message":"top module, a 64-bit signed multiplier and divider","distinct":true,"url":"https://api.github.com/repos/alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit/commits/c456195cc4d0775781e35b9e10f2676ba4716153"}]}
{"actor":{"display_login":"alice820621"}}