{"push_id":3061095810,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"9fc0c3c4cd2cf37fc7035d777ec6cee2a62395b2","before":"a37808095c28bc3de4e616a289eb82930ba82b50","commits":[{"sha":"9fc0c3c4cd2cf37fc7035d777ec6cee2a62395b2","author":{"name":"Lawrence","email":"8f0ec1b64f80984c605cdcaa595f951632627a82@gmail.com"},"message":"Upload Lab06 homework","distinct":true,"url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/commits/9fc0c3c4cd2cf37fc7035d777ec6cee2a62395b2"}]}
{"actor":{"display_login":"Jyun-Neng"}}