{"push_id":3016253233,"size":4,"distinct_size":2,"ref":"refs/heads/sc_riscv_dev","head":"330b8c1062f16c517340419f1eb524ec9b90e940","before":"aaebe3b4c0c6e5c52eea38526077897f7f8c3cbd","commits":[{"sha":"8509a9993ed767b82fc89c524855d9ab413f842b","author":{"name":"Pavel S. Smirnov","email":"c4f0d9bcf3eebca53b5a2c758185c391710f4603@syntacore.com"},"message":"FIX(src/target/riscv/riscv.c): riscv_add_breakpoint: RVC: invalid 32bit transactions size for 16bit aligned instruction","distinct":false,"url":"https://api.github.com/repos/syntacore/openocd/commits/8509a9993ed767b82fc89c524855d9ab413f842b"},{"sha":"092bd9c443c1fe59f92b784b73f91525a1396b63","author":{"name":"Pavel S. Smirnov","email":"c4f0d9bcf3eebca53b5a2c758185c391710f4603@syntacore.com"},"message":"Merge remote-tracking branch 'remotes/syntacore/FIX-unaligned-EBREAK' into sc_riscv_dev","distinct":true,"url":"https://api.github.com/repos/syntacore/openocd/commits/092bd9c443c1fe59f92b784b73f91525a1396b63"},{"sha":"936c514bbfb975841b3199cc676c88110b19f526","author":{"name":"Tim Newsome","email":"5ee0edb9e2229c0838f1959779f1949031de0123@sifive.com"},"message":"Fix 0.11 memory leak. (#318)\n\nChange-Id: I78dbdfc7d599b0edcfcae94070cdd7a552a1bc0c","distinct":false,"url":"https://api.github.com/repos/syntacore/openocd/commits/936c514bbfb975841b3199cc676c88110b19f526"},{"sha":"330b8c1062f16c517340419f1eb524ec9b90e940","author":{"name":"Pavel S. Smirnov","email":"c4f0d9bcf3eebca53b5a2c758185c391710f4603@syntacore.com"},"message":"Merge remote-tracking branch 'remotes/riscv-openocd/riscv' into sc_riscv_dev","distinct":true,"url":"https://api.github.com/repos/syntacore/openocd/commits/330b8c1062f16c517340419f1eb524ec9b90e940"}]}
{"actor":{"display_login":"aka-sps"}}