{"push_id":2517450194,"size":3,"distinct_size":3,"ref":"refs/heads/master","head":"b827739b9963b5678ddd1e4a07b2bb3879bde2e0","before":"a337e4d1c8c0af6162c0c277ea34332ec072774b","commits":[{"sha":"d04d8a724efe227f792dd1b0ba55d02f194c8eab","author":{"name":"anderson1008","email":"33fa3b3c51501f4c4d120fe62377648615adba5c@gmail.com"},"message":"bless: ensure correctness when clock gating is used\n\noutput of register needs to be connected back to itself when enable is\nlow. Otherwise tool will not infer clock gating cell.\nAlso, 0 will be assign to next stage when enable is 0 to enable only\nvalid data propagates through the pipeline.","distinct":true,"url":"https://api.github.com/repos/anderson1008/NOC_RTL/commits/d04d8a724efe227f792dd1b0ba55d02f194c8eab"},{"sha":"a8716fb00a922912019577da6a23ffbc9c13b99a","author":{"name":"anderson1008","email":"33fa3b3c51501f4c4d120fe62377648615adba5c@gmail.com"},"message":"dec: ensure correctness when clock gating is used\n\noutput of register needs to be connected back to itself when enable is\nlow. Otherwise tool will not infer clock gating cell.\nAlso, 0 will be assign to next stage when enable is 0 to enable only\nvalid data propagates through the pipeline.","distinct":true,"url":"https://api.github.com/repos/anderson1008/NOC_RTL/commits/a8716fb00a922912019577da6a23ffbc9c13b99a"},{"sha":"b827739b9963b5678ddd1e4a07b2bb3879bde2e0","author":{"name":"anderson1008","email":"33fa3b3c51501f4c4d120fe62377648615adba5c@gmail.com"},"message":"minbd: ensure correctness when clock gating is used\n\nOutput of register needs to be connected back to itself when enable is\nlow. Otherwise tool will not infer clock gating cell.\nAlso, 0 will be assign to next stage when enable is 0 to enable only\nvalid data propagates through the pipeline.","distinct":true,"url":"https://api.github.com/repos/anderson1008/NOC_RTL/commits/b827739b9963b5678ddd1e4a07b2bb3879bde2e0"}]}
{"actor":{"display_login":"anderson1008"}}