{"push_id":2374475927,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"c81e3e53bbf3d506c88b74ab5523da0a54154e21","before":"d226660a43b355e03af4626b1a66a3b76d992799","commits":[{"sha":"306e6456d13eca75fb34a7bf9d1e21b0427dfd5b","author":{"name":"Alex McLain","email":"af52d3065b8b78750f844012b8e34dbc454a5a0a@alexmclain.com"},"message":"Synchronize serial_i signal.","distinct":true,"url":"https://api.github.com/repos/amclain/verilog-uart/commits/306e6456d13eca75fb34a7bf9d1e21b0427dfd5b"},{"sha":"c81e3e53bbf3d506c88b74ab5523da0a54154e21","author":{"name":"Alex McLain","email":"af52d3065b8b78750f844012b8e34dbc454a5a0a@alexmclain.com"},"message":"Abort read if start bit is invalid.","distinct":true,"url":"https://api.github.com/repos/amclain/verilog-uart/commits/c81e3e53bbf3d506c88b74ab5523da0a54154e21"}]}
{"actor":{"display_login":"amclain"}}