{"push_id":2449779852,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"b000ed1b91281b3c16699f67b7069271ff6f9b74","before":"ce2ba2fe6a4bf7ad939d18bdebc34b56c30f523a","commits":[{"sha":"b000ed1b91281b3c16699f67b7069271ff6f9b74","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@intel.com"},"message":"[X86][Silvermont] Use correct latency and throughput information for divide and square root in the scheduler model.\n\nData taken from Table 16-17 in the Intel Optimization Manual.\n\nllvm-svn=328962","distinct":true,"url":"https://api.github.com/repos/jyknight/llvm-monorepo/commits/b000ed1b91281b3c16699f67b7069271ff6f9b74"}]}
{"actor":{"display_login":"jyknight"}}