{"forkee":{"id":142283025,"node_id":"MDEwOlJlcG9zaXRvcnkxNDIyODMwMjU=","name":"ASIC-Design","full_name":"daheiguo/ASIC-Design","owner":{"login":"daheiguo","id":30236731,"node_id":"MDQ6VXNlcjMwMjM2NzMx","avatar_url":"https://avatars3.githubusercontent.com/u/30236731?v=4","gravatar_id":"","url":"https://api.github.com/users/daheiguo","html_url":"https://github.com/daheiguo","followers_url":"https://api.github.com/users/daheiguo/followers","following_url":"https://api.github.com/users/daheiguo/following{/other_user}","gists_url":"https://api.github.com/users/daheiguo/gists{/gist_id}","starred_url":"https://api.github.com/users/daheiguo/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/daheiguo/subscriptions","organizations_url":"https://api.github.com/users/daheiguo/orgs","repos_url":"https://api.github.com/users/daheiguo/repos","events_url":"https://api.github.com/users/daheiguo/events{/privacy}","received_events_url":"https://api.github.com/users/daheiguo/received_events","type":"User","site_admin":false},"private":false,"html_url":"https://github.com/daheiguo/ASIC-Design","description":"Digital signal processing that can minimize the bit-rate without degradation in the signal quality is highly desirable. In telecommunication, speech compression is one of the main application where low bit rate is desired to reduce the bandwidth requirement. As per Recommendation G.711: Pulse Code Modulation (PCM) of voice frequencies by International Telecommunication Union (ITU), the standard PCM signal bit rate is 64kbits/s. This project was developed based on, Recommendation G.726: 40, 32, 24, 16kbit/s Adaptive Differential Pulse Code Modulation (ADPCM) was used to achieve low bit rates for different application requirements. The design was targeted for processing 8 independent channels in a 125 microsecond frame.  In order to achieve considerable reduction in system size and instantaneous power, the FMULT/ACCUM module in ADPCM algorithm was implemented as bit serial arithmetic operations with independent floating point multiplier and accumulator. A hierarchical bottom-up design and verification approach was followed resulting in gate level synthesis of MCAC, targeted to TSMC 0.18µm Process technology. ","fork":true,"url":"https://api.github.com/repos/daheiguo/ASIC-Design","forks_url":"https://api.github.com/repos/daheiguo/ASIC-Design/forks","keys_url":"https://api.github.com/repos/daheiguo/ASIC-Design/keys{/key_id}","collaborators_url":"https://api.github.com/repos/daheiguo/ASIC-Design/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/daheiguo/ASIC-Design/teams","hooks_url":"https://api.github.com/repos/daheiguo/ASIC-Design/hooks","issue_events_url":"https://api.github.com/repos/daheiguo/ASIC-Design/issues/events{/number}","events_url":"https://api.github.com/repos/daheiguo/ASIC-Design/events","assignees_url":"https://api.github.com/repos/daheiguo/ASIC-Design/assignees{/user}","branches_url":"https://api.github.com/repos/daheiguo/ASIC-Design/branches{/branch}","tags_url":"https://api.github.com/repos/daheiguo/ASIC-Design/tags","blobs_url":"https://api.github.com/repos/daheiguo/ASIC-Design/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/daheiguo/ASIC-Design/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/daheiguo/ASIC-Design/git/refs{/sha}","trees_url":"https://api.github.com/repos/daheiguo/ASIC-Design/git/trees{/sha}","statuses_url":"https://api.github.com/repos/daheiguo/ASIC-Design/statuses/{sha}","languages_url":"https://api.github.com/repos/daheiguo/ASIC-Design/languages","stargazers_url":"https://api.github.com/repos/daheiguo/ASIC-Design/stargazers","contributors_url":"https://api.github.com/repos/daheiguo/ASIC-Design/contributors","subscribers_url":"https://api.github.com/repos/daheiguo/ASIC-Design/subscribers","subscription_url":"https://api.github.com/repos/daheiguo/ASIC-Design/subscription","commits_url":"https://api.github.com/repos/daheiguo/ASIC-Design/commits{/sha}","git_commits_url":"https://api.github.com/repos/daheiguo/ASIC-Design/git/commits{/sha}","comments_url":"https://api.github.com/repos/daheiguo/ASIC-Design/comments{/number}","issue_comment_url":"https://api.github.com/repos/daheiguo/ASIC-Design/issues/comments{/number}","contents_url":"https://api.github.com/repos/daheiguo/ASIC-Design/contents/{+path}","compare_url":"https://api.github.com/repos/daheiguo/ASIC-Design/compare/{base}...{head}","merges_url":"https://api.github.com/repos/daheiguo/ASIC-Design/merges","archive_url":"https://api.github.com/repos/daheiguo/ASIC-Design/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/daheiguo/ASIC-Design/downloads","issues_url":"https://api.github.com/repos/daheiguo/ASIC-Design/issues{/number}","pulls_url":"https://api.github.com/repos/daheiguo/ASIC-Design/pulls{/number}","milestones_url":"https://api.github.com/repos/daheiguo/ASIC-Design/milestones{/number}","notifications_url":"https://api.github.com/repos/daheiguo/ASIC-Design/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/daheiguo/ASIC-Design/labels{/name}","releases_url":"https://api.github.com/repos/daheiguo/ASIC-Design/releases{/id}","deployments_url":"https://api.github.com/repos/daheiguo/ASIC-Design/deployments","created_at":"2018-07-25T10:10:19Z","updated_at":"2016-05-14T15:28:29Z","pushed_at":"2014-07-01T08:48:41Z","git_url":"git://github.com/daheiguo/ASIC-Design.git","ssh_url":"git@github.com:daheiguo/ASIC-Design.git","clone_url":"https://github.com/daheiguo/ASIC-Design.git","svn_url":"https://github.com/daheiguo/ASIC-Design","homepage":null,"size":4180,"stargazers_count":0,"watchers_count":0,"language":null,"has_issues":false,"has_projects":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":0,"mirror_url":null,"archived":false,"open_issues_count":0,"license":null,"forks":0,"open_issues":0,"watchers":0,"default_branch":"master","public":true}}
{"actor":{"display_login":"daheiguo"}}