{"push_id":2674740897,"size":10,"distinct_size":10,"ref":"refs/heads/master","head":"4f601660dac9bdf1dc7a9b1e1f3ee5baf601d434","before":"d95691e7cdc55a825966815a8ae5ef398efbe22c","commits":[{"sha":"273d51639dbb7636afaaf92cd420346d1869e542","author":{"name":"Tianqi Chen","email":"78713c7adb79f9af6b43c2fcbfdd3866687ac7eb@users.noreply.github.com"},"message":"[SCHEDULE] Fuse support for 0 rank tensor (#1328)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/273d51639dbb7636afaaf92cd420346d1869e542"},{"sha":"f3dbee86e51fda18b07720e4ebcd4e8b45985ace","author":{"name":"rajh619","email":"04f892e5442fafde4009f5e80751daf8c404b13c@users.noreply.github.com"},"message":"Windows VS2015 Compile error - 'conversion from 'double' to 'float' requires a narrowing conversion' (#1329)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/f3dbee86e51fda18b07720e4ebcd4e8b45985ace"},{"sha":"1e66d3c72c7dc24c7255a946e41212e5f516b42e","author":{"name":"Siva","email":"d8278b97d50f187a690287dc1e573021a6e9d739@huawei.com"},"message":"[NNVM][CONVOLUTION] Group convolution generalization for NHWC (#1232)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/1e66d3c72c7dc24c7255a946e41212e5f516b42e"},{"sha":"54f0f13c7fe5893520fa0115bd7587a47945daf8","author":{"name":"Pariksheet Pinjari","email":"66ddc814d7aa6d8ba4b6ec9456808e6f37048606@huawei.com"},"message":"Documentation error fixed (#1337)\n\nUpdated documentation error","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/54f0f13c7fe5893520fa0115bd7587a47945daf8"},{"sha":"f9d842773a8ccb7aab0cf069d4df92dcb0ba3680","author":{"name":"Tao Lv","email":"edca2bf9f79529d8f910b8a2b98b195da7727277@intel.com"},"message":"Contrib: add mkl blas support (#1336)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/f9d842773a8ccb7aab0cf069d4df92dcb0ba3680"},{"sha":"f721a645cd77661a8284559d676ef20f91eaa771","author":{"name":"Jian Weng","email":"c02cc7fa2f7b001b08cbb5eeb1f6c9556d0f26f8@gmail.com"},"message":"[FRONTEND] [HYBRID] Non-zero starting supported; Buffer AttrStmt add! (#1330)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/f721a645cd77661a8284559d676ef20f91eaa771"},{"sha":"8ab7e0e5f23be45e396454e778d4622f3d8c87c3","author":{"name":"nhynes","email":"6adcb8c974afa68f754d8f1f0c525910f01f6f95@berkeley.edu"},"message":"[NNVM][TOPI] Add FTVMCompute for matmul (#1239)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/8ab7e0e5f23be45e396454e778d4622f3d8c87c3"},{"sha":"60d669b115e0c4bc72a2df390b8564658bfc5873","author":{"name":"Wenhao Hu","email":"d0f9568688c75cddd1c68f4b65f8f8d5fd2c660b@gmail.com"},"message":"support t attr in onnx (#1300)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/60d669b115e0c4bc72a2df390b8564658bfc5873"},{"sha":"9c64ab291c116b5cd8b8cb4b601cc8a578417178","author":{"name":"MORITA Kazutaka","email":"bbd3530b0f5f378e2b40164c99e36f2c5172a70e@lab.ntt.co.jp"},"message":"Add support for Xilinx FPGA board with SDAccel (#1278)","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/9c64ab291c116b5cd8b8cb4b601cc8a578417178"},{"sha":"4f601660dac9bdf1dc7a9b1e1f3ee5baf601d434","author":{"name":"tqchen","email":"172f036db632228009488a57255925bfbcd737c9@gmail.com"},"message":"temp checkin","distinct":true,"url":"https://api.github.com/repos/tqchen/tvm/commits/4f601660dac9bdf1dc7a9b1e1f3ee5baf601d434"}]}
{"actor":{"display_login":"tqchen"}}