{"push_id":2809416555,"size":3,"distinct_size":3,"ref":"refs/heads/master","head":"25fa67dea7357dc817e771ecf5079fbf95d40172","before":"be141efa95fa79b80723c8169a10cf2c377a8ddb","commits":[{"sha":"26174dc31a733691da7ddce6e3312f244a677375","author":{"name":"Ryuji Fuchikami","email":"8ec80b7173e94229420673650985dadfaf5a5a4a@nifty.com"},"message":"add gtest.sln","distinct":true,"url":"https://api.github.com/repos/ryuz/BinaryBrain/commits/26174dc31a733691da7ddce6e3312f244a677375"},{"sha":"7832d12ab5bde6fdef6db0a74208d144604c7ce3","author":{"name":"Ryuji Fuchikami","email":"8ec80b7173e94229420673650985dadfaf5a5a4a@nifty.com"},"message":"add XilinxVerilog export","distinct":true,"url":"https://api.github.com/repos/ryuz/BinaryBrain/commits/7832d12ab5bde6fdef6db0a74208d144604c7ce3"},{"sha":"25fa67dea7357dc817e771ecf5079fbf95d40172","author":{"name":"Ryuji Fuchikami","email":"8ec80b7173e94229420673650985dadfaf5a5a4a@nifty.com"},"message":"update","distinct":true,"url":"https://api.github.com/repos/ryuz/BinaryBrain/commits/25fa67dea7357dc817e771ecf5079fbf95d40172"}]}
{"actor":{"display_login":"ryuz"}}