{"push_id":2356853719,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"5d5c4561377ded48ae083e18d858b366a8417dcf","before":"1187367eb9212fd0fc3f48f8110acc64426ad4b0","commits":[{"sha":"5d5c4561377ded48ae083e18d858b366a8417dcf","author":{"name":"Sigmah","email":"25dded0d66104d515ff117dec44c1e76a668e861@bil.omu.edu.tr"},"message":"switch to AND implementation.","distinct":true,"url":"https://api.github.com/repos/myratsapar/Verilog-HDL/commits/5d5c4561377ded48ae083e18d858b366a8417dcf"}]}
{"actor":{"display_login":"myratsapar"}}