{"push_id":3097748781,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"52462f89c7fc3ee0c61bb3d03bb8022b634650c3","before":"21917c4c65d082b13d8b8483aacbfcf20bfb39ad","commits":[{"sha":"52462f89c7fc3ee0c61bb3d03bb8022b634650c3","author":{"name":"jeanlego","email":"c1b73a333a61c40e33139129171b6bdad8615f47@unb.ca"},"message":"buffered ram simulation and reduce cycle buffer to use 2 bit per cycle","distinct":true,"url":"https://api.github.com/repos/verilog-to-routing/vtr-verilog-to-routing/commits/52462f89c7fc3ee0c61bb3d03bb8022b634650c3"}]}
{"actor":{"display_login":"jeanlego"}}