{"push_id":2932933882,"size":2,"distinct_size":0,"ref":"refs/heads/upstream/master","head":"22bcdce166db078b2c9cffd60aeb449536824b0f","before":"f2f6f77ac448dc048964957a5e3f01bbf6f45271","commits":[{"sha":"ae0852b7ac129c7f59d619ca75b7e1e7e7f3b9b4","author":{"name":"Daniel Sanders","email":"4691c9095d7818f31173a2c5912973aa88dc863a@apple.com"},"message":"[globalisel][combine] Fix a rare crash when encountering an instruction whose op0 isn't a reg\n\nThe simplest instance of this is an intrinsic with no results which will have the\nintrinsic ID as operand 0.\n\nAlso fix some benign incorrectness when op0 is a reg but isn't a def that was\nguarded against by checking for the extension opcodes.\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@343821 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/fuchsia-mirror/third_party-llvm/commits/ae0852b7ac129c7f59d619ca75b7e1e7e7f3b9b4"},{"sha":"22bcdce166db078b2c9cffd60aeb449536824b0f","author":{"name":"Ana Pazos","email":"921ad9bafc8d3c774cdfe91f35661eb701191b25@codeaurora.org"},"message":"[RISCV] Support named operands for CSR instructions.\n\nReviewers: asb, mgrang\n\nReviewed By: asb\n\nSubscribers: jocewei, mgorny, jfb, PkmX, MartinMosbeck, brucehoult, the_o, rkruppe, rogfer01, rbar, johnrusso, simoncook, jordy.potman.lists, sabuasal, niosHD, kito-cheng, shiva0217, zzheng, edward-jones\n\nDifferential Revision: https://reviews.llvm.org/D46759\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@343822 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/fuchsia-mirror/third_party-llvm/commits/22bcdce166db078b2c9cffd60aeb449536824b0f"}]}
{"actor":{"display_login":"fuchsia-infra-bot"}}