{"push_id":3066968385,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"e8d27555daaa809a74d4e83a758f398c95d212d2","before":"15f61d2a22ba9b81337ba865f5c61b3d59661a69","commits":[{"sha":"e8d27555daaa809a74d4e83a758f398c95d212d2","author":{"name":"Denis Reischl","email":"883fa9fc9eccf13dded0f7d1d87319a5cef19959@gmail.com"},"message":"Core files included","distinct":true,"url":"https://api.github.com/repos/EisernSchild/FPGA_1942/commits/e8d27555daaa809a74d4e83a758f398c95d212d2"}]}
{"actor":{"display_login":"EisernSchild"}}