{"push_id":2741807657,"size":26,"distinct_size":6,"ref":"refs/heads/io","head":"c2c614d127fcb97269e1c81400e6747acff93ca2","before":"248c039cb6b4383220715d91bb50d56aaa8cae41","commits":[{"sha":"9fce43ce5c9d1cfa50a92acd342f9bbec2ed1ccb","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Pass file name as argument in test","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/9fce43ce5c9d1cfa50a92acd342f9bbec2ed1ccb"},{"sha":"dea64e5ecf5b079e1304649d8a914a0d14228d9d","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Load init data for RAM at testing (4B/cycle). No longer use VecInit.","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/dea64e5ecf5b079e1304649d8a914a0d14228d9d"},{"sha":"e445360bfd754edfc00588a3b094ef2d057345b3","author":{"name":"dzy","email":"e7f33cd8558cc410ae7cc8beaa93811d03697cec@mails.tsinghua.edu.cn"},"message":"Fix read-after-load data hazard.\n\n1. Add a signal `id_stall' from ID to IF.\n2. Add a read-after-load data hazard to test5.s such as\n    ...\n    lw x2, 100(x0)\n    addi x2, x2, 0x222\n    ...","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/e445360bfd754edfc00588a3b094ef2d057345b3"},{"sha":"7b42eb1337c2a45d9b19bdc6d7d5d36d422921a4","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Fix printf in IOManager","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/7b42eb1337c2a45d9b19bdc6d7d5d36d422921a4"},{"sha":"df81c66d577f6f13f1f09cfdc84b9f1d304fe021","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"PageTableWalker with test","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/df81c66d577f6f13f1f09cfdc84b9f1d304fe021"},{"sha":"197888c23231671ec9de3df47a43160c173da511","author":{"name":"dzy","email":"e7f33cd8558cc410ae7cc8beaa93811d03697cec@mails.tsinghua.edu.cn"},"message":"Fix read-after-load stalling bug.\n\n1. Change IF: branch happens even if stall (so that the target is\n    ack'ed)\n2. Change ID: hazard is detected only when the value not ready will be\n    used by the specific instruction.","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/197888c23231671ec9de3df47a43160c173da511"},{"sha":"b6797ebbbd89670bce1796b07871cb519617e531","author":{"name":"dzy","email":"e7f33cd8558cc410ae7cc8beaa93811d03697cec@mails.tsinghua.edu.cn"},"message":"Fancy tricks.\n\n1. Functional programming techs such as `map`\n2. Use PriorityMux instead of stupid nested Mux'es.","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/b6797ebbbd89670bce1796b07871cb519617e531"},{"sha":"5254db4ebd96efe13a7071a5adc7d300349d7577","author":{"name":"ommyzhang","email":"f2e5835fe448e7b1452c17030bab25c2c849e3d3@gmail.com"},"message":"new CSR module","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/5254db4ebd96efe13a7071a5adc7d300349d7577"},{"sha":"461c0460cbf2113510c4134ee69c598102501430","author":{"name":"ommyzhang","email":"f2e5835fe448e7b1452c17030bab25c2c849e3d3@gmail.com"},"message":"CSR without forwarding","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/461c0460cbf2113510c4134ee69c598102501430"},{"sha":"dd8a4d54aedcf76eba363ca8f62a4178a348c16e","author":{"name":"ommyzhang","email":"f2e5835fe448e7b1452c17030bab25c2c849e3d3@gmail.com"},"message":"csr pass test, without forwarding","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/dd8a4d54aedcf76eba363ca8f62a4178a348c16e"},{"sha":"be71d02622722f4fa8060a15b83b894d868a49e8","author":{"name":"ommyzhang","email":"f2e5835fe448e7b1452c17030bab25c2c849e3d3@gmail.com"},"message":"forwarding pass test","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/be71d02622722f4fa8060a15b83b894d868a49e8"},{"sha":"8d8d11e53a78039a490ef5dfaabd8018a1064829","author":{"name":"ommyzhang","email":"f2e5835fe448e7b1452c17030bab25c2c849e3d3@gmail.com"},"message":"Merge branch 'new_CSR'","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/8d8d11e53a78039a490ef5dfaabd8018a1064829"},{"sha":"8567acf9dc94087986ee7cdd14b1e02cb770c739","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Rewrite IOManager to support multiple devices. But now fail 2 tests.","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/8567acf9dc94087986ee7cdd14b1e02cb770c739"},{"sha":"7fd95a0448ee33e19b4a2fa9a5f09e06ecab490f","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Fix bug. Pass all test.","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/7fd95a0448ee33e19b4a2fa9a5f09e06ecab490f"},{"sha":"e65438f382c7d511d5c378c8339396502c990b0a","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Merge branch 'mmu' into io\n\n# Conflicts:\n#\tsrc/main/scala/devices/IOManager.scala\n#\tsrc/test/scala/core_/CoreTest.scala","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/e65438f382c7d511d5c378c8339396502c990b0a"},{"sha":"dac83b992219b1735079869883da727287ee94e5","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Merge branch 'master' of https://github.com/riscv-and-rust-and-decaf/riscv32i-cpu-chisel","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/dac83b992219b1735079869883da727287ee94e5"},{"sha":"f9b164273d22c9f38e4442869452ca995a060999","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Fix bug of null device in IOManager","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/f9b164273d22c9f38e4442869452ca995a060999"},{"sha":"c209416b70c3fe7cde812b592e601d37294159d1","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Support C source file for test","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/c209416b70c3fe7cde812b592e601d37294159d1"},{"sha":"3a146ef4618096619c32bf94736b67f2b84e95e9","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"MockSerial","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/3a146ef4618096619c32bf94736b67f2b84e95e9"},{"sha":"1445082d290d2bc702daf048c87a4f594c25efa6","author":{"name":"WangRunji","email":"102b55699b1024af58b9a14a43f1e3fc1b87bf77@163.com"},"message":"Top module for connecting to Verilog","distinct":false,"url":"https://api.github.com/repos/riscv-and-rust-and-decaf/riscv32i-cpu-chisel/commits/1445082d290d2bc702daf048c87a4f594c25efa6"}]}
{"actor":{"display_login":"wangrunji0408"}}