{"push_id":2752576451,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"b9de2e7441b813d338e0842beaab1ffe58cbca90","before":"b8bc4a56eea86130976849b5a8a78093e7e04b29","commits":[{"sha":"b9de2e7441b813d338e0842beaab1ffe58cbca90","author":{"name":"Martin Hofherr","email":"ab1cc49bfebefd38ca6a4117be15e768c66b9097@users.noreply.github.com"},"message":"Added ROM generator\n\nThis handy script can be used to generate a VHDL ROM from a template. The number of elements and the data bits can be specified. So far it generates quarters sine wave. It should be easy to add support for arbitrary data.","distinct":true,"url":"https://api.github.com/repos/martinhofherr/vhdl_testbenches/commits/b9de2e7441b813d338e0842beaab1ffe58cbca90"}]}
{"actor":{"display_login":"martinhofherr"}}