{"push_id":2422767679,"size":2,"distinct_size":2,"ref":"refs/heads/aosp/LA.UM.6.7.r1","head":"a56859f7735a63c02443fa3c501ff2a094fac19d","before":"e679f66e7fa40b45ec076d0867b452374c1cdc89","commits":[{"sha":"9fbc3f7f47dc424142e4bf3bc6ba57be546ff720","author":{"name":"Pavel Dubrova","email":"b8f80fdb8e23f9d44292437673068789abc6d660@gmail.com"},"message":"arm: DT: msm8939-cpu: Add L1/L2 cache dump nodes\n\nAdd the nodes needed to define the dumping regions for the\nA53 L1 instruction and data caches, as well as the A53\nL2 cache.\n\nSigned-off-by: Pavel Dubrova <pashadubrova@gmail.com>","distinct":true,"url":"https://api.github.com/repos/bartcubbins/kernel_kanuti/commits/9fbc3f7f47dc424142e4bf3bc6ba57be546ff720"},{"sha":"a56859f7735a63c02443fa3c501ff2a094fac19d","author":{"name":"Pavel Dubrova","email":"b8f80fdb8e23f9d44292437673068789abc6d660@gmail.com"},"message":"arm: DT: msm8939-cpu: Add CPU efficiency values\n\nThe values passed from device tree overrides the default values\ndefined in the topology code.\n\nSigned-off-by: Pavel Dubrova <pashadubrova@gmail.com>","distinct":true,"url":"https://api.github.com/repos/bartcubbins/kernel_kanuti/commits/a56859f7735a63c02443fa3c501ff2a094fac19d"}]}
{"actor":{"display_login":"bartcubbins"}}