{"push_id":2816522626,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"42963512a8d448195df71511a6460c22cb928f3b","before":"98f4dedc31baa2987ee20127b7dc744d4b6dac22","commits":[{"sha":"42963512a8d448195df71511a6460c22cb928f3b","author":{"name":"Clifford Wolf","email":"b28e7ff75903c06de987a1eb75ea100a79c89e3a@clifford.at"},"message":"Add simple verific VHDL test case\n\nSigned-off-by: Clifford Wolf <clifford@clifford.at>","distinct":true,"url":"https://api.github.com/repos/YosysHQ/yosys-tests/commits/42963512a8d448195df71511a6460c22cb928f3b"}]}
{"actor":{"display_login":"cliffordwolf"}}