{"push_id":2929962001,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"137084cd8ebf240e456704bb52da0e4c1fee90dd","before":"2be4e4c0928d9d7f61bd786d5300173f3a54b97f","commits":[{"sha":"137084cd8ebf240e456704bb52da0e4c1fee90dd","author":{"name":"Victor Espinoza","email":"63740743e86c4f0dccc1c20d431ac5b9ff8c8653@gmail.com"},"message":"Update README.md","distinct":true,"url":"https://api.github.com/repos/Victor-Espinoza-Verilog-RISC-Processor/Lab_3_Sequence_Detector_Phase_2/commits/137084cd8ebf240e456704bb52da0e4c1fee90dd"}]}
{"actor":{"display_login":"victor-espinoza"}}