{"push_id":2988700718,"size":7,"distinct_size":7,"ref":"refs/heads/master","head":"4a5589e3f421669bc16af085156fdee3961d3f39","before":"e7cba481d9ac8455a2c7e8eecb418fb3d0d3035e","commits":[{"sha":"616c5df617108209058ff8da60ad83085a1bebb2","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"design and testbench simulation under iverilog, basic functionality is present, missing some edge cases and further test","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/616c5df617108209058ff8da60ad83085a1bebb2"},{"sha":"02e760948a24caca9dd5272b99e2976e09615039","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"got sim working under local iverilog and gtkwave, improved tone channel accuracy","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/02e760948a24caca9dd5272b99e2976e09615039"},{"sha":"9d79efdcde621ed69e955ca384fa53aadb5b5087","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"Update README.md","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/9d79efdcde621ed69e955ca384fa53aadb5b5087"},{"sha":"f77141ab36c0c6510b9cfc359b1918671940444f","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"added noise shift register reset on frequency writes","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/f77141ab36c0c6510b9cfc359b1918671940444f"},{"sha":"f02e7dc5dd022b7fb5cd4c0f4d154ae1ae99f76a","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"changed volume table declaration to use define, in order to avoid synthesizers accidently instatiating a multiplier","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/f02e7dc5dd022b7fb5cd4c0f4d154ae1ae99f76a"},{"sha":"bcf4b5af67391275c245f5a788c94e357466300e","author":{"name":"René Richard","email":"fad9a0a6f25df623a055091fe7e403534c7e9536@db-electronics.ca"},"message":"removed audio summing signals, no longer required","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/bcf4b5af67391275c245f5a788c94e357466300e"},{"sha":"4a5589e3f421669bc16af085156fdee3961d3f39","author":{"name":"Bradon Kanyid","email":"b3a3918db743ade51d08c05c242b2eafd1902905@gmail.com"},"message":"Merge pull request #1 from db-electronics/master\n\nNew OPSG in verilog, verifies all features I know of in testbench","distinct":true,"url":"https://api.github.com/repos/OpenVGS/OPSG/commits/4a5589e3f421669bc16af085156fdee3961d3f39"}]}
{"actor":{"display_login":"rattboi"}}