{"push_id":2504615611,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"d86f8ec13bcaa57507e5a931b4ab324ba852aa4d","before":"a4014faa0feb0b71be8f8582fbe4c5c699d78b54","commits":[{"sha":"d86f8ec13bcaa57507e5a931b4ab324ba852aa4d","author":{"name":"Sigmah","email":"3817fc7c94a3ea9da1cb1e1505c046cb01bb78ed@bil.omu.edu.tr"},"message":"Toggle Flip","distinct":true,"url":"https://api.github.com/repos/myratsapar/Verilog-HDL/commits/d86f8ec13bcaa57507e5a931b4ab324ba852aa4d"}]}
{"actor":{"display_login":"myratsapar"}}