{"push_id":2661135521,"size":1,"distinct_size":1,"ref":"refs/heads/sifive-clic","head":"ac035ad5db291ae112b4686ae395614c4b49f08e","before":"238ea89c6dac48c3f4661a82e89e9bd764ecaf25","commits":[{"sha":"ac035ad5db291ae112b4686ae395614c4b49f08e","author":{"name":"Michael Clark","email":"835e254f7e4e78ce79054bd4f71f95af7f9c99e2@sifive.com"},"message":"RISC-V: Add support for vectored interrupts\n\nCc: Palmer Dabbelt <palmer@sifive.com>\nCc: Alistair Francis <Alistair.Francis@wdc.com>\nSigned-off-by: Michael Clark <mjc@sifive.com>","distinct":true,"url":"https://api.github.com/repos/sifive/riscv-qemu/commits/ac035ad5db291ae112b4686ae395614c4b49f08e"}]}
{"actor":{"display_login":"michaeljclark"}}