{"push_id":2952477506,"size":1,"distinct_size":1,"ref":"refs/heads/sv_interfaces","head":"8bdb7e1f0cd5685f14572dcfff7c17dd4bc01a7d","before":"2bd9709407cecd1623790bbe67abdafad691539a","commits":[{"sha":"8bdb7e1f0cd5685f14572dcfff7c17dd4bc01a7d","author":{"name":"Ruben Undheim","email":"ad40eabe4b863e5f63d11e56cde1b16239b08325@gmail.com"},"message":"Synthesis support for SystemVerilog interfaces\n\nThis time doing the changes mostly in AST before RTLIL generation","distinct":true,"url":"https://api.github.com/repos/rubund/yosys/commits/8bdb7e1f0cd5685f14572dcfff7c17dd4bc01a7d"}]}
{"actor":{"display_login":"rubund"}}