{"push_id":2803928130,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"e11142c2f3ea1c6fda365b8b6809594927272a1e","before":"eae0ff0c4c0adff902b6dc17545111dcbd4e39d2","commits":[{"sha":"e11142c2f3ea1c6fda365b8b6809594927272a1e","author":{"name":"Xifan Tang","email":"b24bccd9f836d4a6c81bc9cd68517b1871f7a738@lnissrv4.eng.utah.edu"},"message":"Starting adding compact Verilog netlist support","distinct":true,"url":"https://api.github.com/repos/tangxifan/tangxifan-eda-tools/commits/e11142c2f3ea1c6fda365b8b6809594927272a1e"}]}
{"actor":{"display_login":"tangxifan"}}