{"ref":null,"ref_type":"repository","master_branch":"master","description":"Repository to create an AHB Master and Slave(using synthesizable Verilog constructs) and to create a UVM environment for verification.","pusher_type":"user"}
{"actor":{"display_login":"nitin181192"}}