{"ref":"ebadilla_eliminar_prints_innecesarios","ref_type":"branch","master_branch":"master","description":"SystemC Verification Environment for I2C Verilog Module","pusher_type":"user"}
{"actor":{"display_login":"ebadilla10"}}