{"ref":"v0.3.7","ref_type":"tag","master_branch":"master","description":"Experimental high level synthesis (HLS) from prototype based object oriented script language to RTL (Verilog) which might become useful for FPGA development. *Renamed from nlsynth/nli*","pusher_type":"user"}
{"actor":{"display_login":"yt76"}}