{"push_id":3019890935,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"0ea193da684ee0a3b8319414933f4a0bf2a407ea","before":"96c89565856cb13d633eab2fda5dc43a1c8d925a","commits":[{"sha":"7251e60d8852703238caeb9b76d7010dbb648048","author":{"name":"Jungho Park","email":"22d46a4ea5a6e3d167b6216d0a61da0e61922925@gmail.com"},"message":"Updated map","distinct":true,"url":"https://api.github.com/repos/jhpark16/FPGA-muti-clock-generator-275MHz-XC6SLX9/commits/7251e60d8852703238caeb9b76d7010dbb648048"},{"sha":"0ea193da684ee0a3b8319414933f4a0bf2a407ea","author":{"name":"Jungho Park","email":"22d46a4ea5a6e3d167b6216d0a61da0e61922925@gmail.com"},"message":"Merge branch 'master' of https://github.com/jhpark16/FPGA-muti-clock-generator-275MHz-XC6SLX9","distinct":true,"url":"https://api.github.com/repos/jhpark16/FPGA-muti-clock-generator-275MHz-XC6SLX9/commits/0ea193da684ee0a3b8319414933f4a0bf2a407ea"}]}
{"actor":{"display_login":"jhpark16"}}