{"push_id":2422801432,"size":5,"distinct_size":5,"ref":"refs/heads/avxhelper","head":"c488262bad100464c720c6c53a60e24f27d13cc7","before":"fb0874128bbc8ef4ad3f55ae14b59f8b41187c93","commits":[{"sha":"37c716bd06506ebb874ccee5e1b3db2c988d2dc8","author":{"name":"Fei Peng","email":"43274469e2c4fb2654f4598a402d3efb01bba6de@intel.com"},"message":"Optimize AVX Insert/Extract intrinsics","distinct":true,"url":"https://api.github.com/repos/fiigii/coreclr/commits/37c716bd06506ebb874ccee5e1b3db2c988d2dc8"},{"sha":"744940afc96160e7c749e704c325089c6ddadfbf","author":{"name":"Fei Peng","email":"43274469e2c4fb2654f4598a402d3efb01bba6de@intel.com"},"message":"Implement AVX SetVector256","distinct":true,"url":"https://api.github.com/repos/fiigii/coreclr/commits/744940afc96160e7c749e704c325089c6ddadfbf"},{"sha":"e938ad3fd7654f8b16d5fc7a57846c4754e71de9","author":{"name":"Fei Peng","email":"43274469e2c4fb2654f4598a402d3efb01bba6de@intel.com"},"message":"Implement SetAllVector256","distinct":true,"url":"https://api.github.com/repos/fiigii/coreclr/commits/e938ad3fd7654f8b16d5fc7a57846c4754e71de9"},{"sha":"0c90eb4a494f8e7bc9083c574c508ee2c237c77f","author":{"name":"Fei Peng","email":"43274469e2c4fb2654f4598a402d3efb01bba6de@intel.com"},"message":"fix Set tests on 32-bit platforms","distinct":true,"url":"https://api.github.com/repos/fiigii/coreclr/commits/0c90eb4a494f8e7bc9083c574c508ee2c237c77f"},{"sha":"c488262bad100464c720c6c53a60e24f27d13cc7","author":{"name":"Fei Peng","email":"43274469e2c4fb2654f4598a402d3efb01bba6de@intel.com"},"message":"Add emitIns_AR_R_I for vextracti/f128","distinct":true,"url":"https://api.github.com/repos/fiigii/coreclr/commits/c488262bad100464c720c6c53a60e24f27d13cc7"}]}
{"actor":{"display_login":"fiigii"}}