{"forkee":{"id":142827341,"node_id":"MDEwOlJlcG9zaXRvcnkxNDI4MjczNDE=","name":"VidorFPGA","full_name":"jcristine/VidorFPGA","owner":{"login":"jcristine","id":12465410,"node_id":"MDQ6VXNlcjEyNDY1NDEw","avatar_url":"https://avatars0.githubusercontent.com/u/12465410?v=4","gravatar_id":"","url":"https://api.github.com/users/jcristine","html_url":"https://github.com/jcristine","followers_url":"https://api.github.com/users/jcristine/followers","following_url":"https://api.github.com/users/jcristine/following{/other_user}","gists_url":"https://api.github.com/users/jcristine/gists{/gist_id}","starred_url":"https://api.github.com/users/jcristine/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/jcristine/subscriptions","organizations_url":"https://api.github.com/users/jcristine/orgs","repos_url":"https://api.github.com/users/jcristine/repos","events_url":"https://api.github.com/users/jcristine/events{/privacy}","received_events_url":"https://api.github.com/users/jcristine/received_events","type":"User","site_admin":false},"private":false,"html_url":"https://github.com/jcristine/VidorFPGA","description":"repository for Vidor FPGA IP blocks and projects","fork":true,"url":"https://api.github.com/repos/jcristine/VidorFPGA","forks_url":"https://api.github.com/repos/jcristine/VidorFPGA/forks","keys_url":"https://api.github.com/repos/jcristine/VidorFPGA/keys{/key_id}","collaborators_url":"https://api.github.com/repos/jcristine/VidorFPGA/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/jcristine/VidorFPGA/teams","hooks_url":"https://api.github.com/repos/jcristine/VidorFPGA/hooks","issue_events_url":"https://api.github.com/repos/jcristine/VidorFPGA/issues/events{/number}","events_url":"https://api.github.com/repos/jcristine/VidorFPGA/events","assignees_url":"https://api.github.com/repos/jcristine/VidorFPGA/assignees{/user}","branches_url":"https://api.github.com/repos/jcristine/VidorFPGA/branches{/branch}","tags_url":"https://api.github.com/repos/jcristine/VidorFPGA/tags","blobs_url":"https://api.github.com/repos/jcristine/VidorFPGA/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/jcristine/VidorFPGA/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/jcristine/VidorFPGA/git/refs{/sha}","trees_url":"https://api.github.com/repos/jcristine/VidorFPGA/git/trees{/sha}","statuses_url":"https://api.github.com/repos/jcristine/VidorFPGA/statuses/{sha}","languages_url":"https://api.github.com/repos/jcristine/VidorFPGA/languages","stargazers_url":"https://api.github.com/repos/jcristine/VidorFPGA/stargazers","contributors_url":"https://api.github.com/repos/jcristine/VidorFPGA/contributors","subscribers_url":"https://api.github.com/repos/jcristine/VidorFPGA/subscribers","subscription_url":"https://api.github.com/repos/jcristine/VidorFPGA/subscription","commits_url":"https://api.github.com/repos/jcristine/VidorFPGA/commits{/sha}","git_commits_url":"https://api.github.com/repos/jcristine/VidorFPGA/git/commits{/sha}","comments_url":"https://api.github.com/repos/jcristine/VidorFPGA/comments{/number}","issue_comment_url":"https://api.github.com/repos/jcristine/VidorFPGA/issues/comments{/number}","contents_url":"https://api.github.com/repos/jcristine/VidorFPGA/contents/{+path}","compare_url":"https://api.github.com/repos/jcristine/VidorFPGA/compare/{base}...{head}","merges_url":"https://api.github.com/repos/jcristine/VidorFPGA/merges","archive_url":"https://api.github.com/repos/jcristine/VidorFPGA/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/jcristine/VidorFPGA/downloads","issues_url":"https://api.github.com/repos/jcristine/VidorFPGA/issues{/number}","pulls_url":"https://api.github.com/repos/jcristine/VidorFPGA/pulls{/number}","milestones_url":"https://api.github.com/repos/jcristine/VidorFPGA/milestones{/number}","notifications_url":"https://api.github.com/repos/jcristine/VidorFPGA/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/jcristine/VidorFPGA/labels{/name}","releases_url":"https://api.github.com/repos/jcristine/VidorFPGA/releases{/id}","deployments_url":"https://api.github.com/repos/jcristine/VidorFPGA/deployments","created_at":"2018-07-30T05:07:43Z","updated_at":"2018-07-29T15:48:45Z","pushed_at":"2018-07-28T09:44:50Z","git_url":"git://github.com/jcristine/VidorFPGA.git","ssh_url":"git@github.com:jcristine/VidorFPGA.git","clone_url":"https://github.com/jcristine/VidorFPGA.git","svn_url":"https://github.com/jcristine/VidorFPGA","homepage":"","size":72,"stargazers_count":0,"watchers_count":0,"language":null,"has_issues":false,"has_projects":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":0,"mirror_url":null,"archived":false,"open_issues_count":0,"license":null,"forks":0,"open_issues":0,"watchers":0,"default_branch":"master","public":true}}
{"actor":{"display_login":"jcristine"}}