{"push_id":2630627321,"size":1,"distinct_size":0,"ref":"refs/heads/master","head":"2251f252bef6e52536f98abea52c92f5348a6010","before":"8fbd41bc43916098d522f26a3e4bbfc9790578fb","commits":[{"sha":"2251f252bef6e52536f98abea52c92f5348a6010","author":{"name":"Simon Pilgrim","email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk"},"message":"[X86] Fix schedule-x86_64.s tests to use different registers in reg-reg cases\n\nSame fix as rL334110: I noticed while working on zero-idiom + dependency-breaking support (PR36671) that most of our binary instruction schedule tests were reusing the same src registers, which would cause the tests to fail once we enable scalar zero-idiom support on btver2.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@334302 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/fuchsia-mirror/third_party-llvm/commits/2251f252bef6e52536f98abea52c92f5348a6010"}]}
{"actor":{"display_login":"fuchsia-infra-bot"}}