{"push_id":2499559793,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"85a9660749ba0e174efd860d24de162f92c69283","before":"8bffc98359998b63d597d216acffac48787f75bd","commits":[{"sha":"85a9660749ba0e174efd860d24de162f92c69283","author":{"name":"Ümit Öztürk","email":"87276c23d2556882c50cbf57f9679c4656912b7c@nku.edu.tr"},"message":"Johnson Counter VHDL file added","distinct":true,"url":"https://api.github.com/repos/umit-ozturk/Logic-Design-II-Course-at-University-of-Oradea-2018-Erasmus/commits/85a9660749ba0e174efd860d24de162f92c69283"}]}
{"actor":{"display_login":"umit-ozturk"}}