{"push_id":2797688792,"size":8,"distinct_size":8,"ref":"refs/heads/master","head":"70bf639328fa00d7875e82b43fb011b0687559c0","before":"66e12451ac4e4e1c05a48b2cd2b0d3186f779f20","commits":[{"sha":"b5a098b20209305bf0929403915f63106cbe0abd","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: move per-generation compiler config\n\nMove it from the compile ctx to the compiler object, before adding\nnew things for a6xx.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/b5a098b20209305bf0929403915f63106cbe0abd"},{"sha":"4a7f9feadab2435f25427345070262fcc719e7f3","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"compiler: add SYSTEM_VALUE_VARYING_COORD\n\nUsed internally in freedreno/ir3 for the vec2 value that hw passes to\nshader to use as coordinate for bary.f (varying fetch) instruction.\nThis is not the same as SYSTEM_VALUE_FRAG_COORD.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/4a7f9feadab2435f25427345070262fcc719e7f3"},{"sha":"62da068fd370ed48e508dcfa34fcfe9aa8745a20","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: rename s/frag_pos/frag_vcoord/g\n\nMake it more clear that this is varying fetch related.  Also fixup some\ncomments.  Just cleanup for next patches.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/62da068fd370ed48e508dcfa34fcfe9aa8745a20"},{"sha":"066930e54d7859f151083980157bd02964b9a963","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: create all inputs in first block\n\ncreate_input()/create_input_compmask() should take the ctx as arg,\nrather than block, to enforce that all inputs are created in the first\nblock, so that RA sees them as live at the start of the shader.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/066930e54d7859f151083980157bd02964b9a963"},{"sha":"e97b56172cd5f7f3ccc8a609713e556a8b9552ec","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: use r63.x for unused inputs\n\nThis way, unused sysval inputs, like frag_vcoord, get the correct regid\nvalue to disable the input.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/e97b56172cd5f7f3ccc8a609713e556a8b9552ec"},{"sha":"fdd35f497bd9fe840b5bcc4a21464967e7abf866","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: stop hard-coding FS input regs\n\nWe originally did this because at the time we didn't know all the\nbitfields to configure where various frag shader sysval's went.  But\nwe do.\n\nSo switch to using sysvals for all the frag shader inputs.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/fdd35f497bd9fe840b5bcc4a21464967e7abf866"},{"sha":"4813060ed4d1d59367b145a72786a92a2bc6c40e","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: small RA cleanup\n\nCollapse is_temp() into it's only callsite, and pass compiler object as\nstruct rather than void.  Just cleanups to reduce noise in next patch.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/4813060ed4d1d59367b145a72786a92a2bc6c40e"},{"sha":"70bf639328fa00d7875e82b43fb011b0687559c0","author":{"name":"Rob Clark","email":"915c10c999604870200b6defbe633d857c856ca0@gmail.com"},"message":"freedreno/ir3: add support for a6xx 'merged' register set\n\nStarting with a6xx, half and full precision registers conflict.  Which\nmakes things a bit more efficient, ie. if some parts of the shader are\nheavy on half-precision and others on full precision, you don't have to\nallocate the worst case for both.  But it means we need to setup some\nadditional conflicts.\n\nSigned-off-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/freedesktop/mesa/commits/70bf639328fa00d7875e82b43fb011b0687559c0"}]}
{"actor":{"display_login":"fdo-mirror"}}