{"push_id":3145601436,"size":70,"distinct_size":22,"ref":"refs/heads/enable-lto","head":"30efaf81791dbb9a20f8d1955ad7f6900fd5a7c9","before":"cdf496303ff59935f2b56895fc14ebeaac9fccba","commits":[{"sha":"4cb6583b4ec92e600815fa1bbed27b71320699b2","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build: add microsemi template for polarfire fpgas support","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/4cb6583b4ec92e600815fa1bbed27b71320699b2"},{"sha":"45ec78e93aae53e796799dcdd3229c2a25a3544e","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/libero_soc: able to generate design script (tcl) and design constraint (pdc) for libero soc / avalanche board.","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/45ec78e93aae53e796799dcdd3229c2a25a3544e"},{"sha":"a538d36268126963fc529bcbb61d294ee1ffd7fa","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"create utils directory and move the litex utils to it","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/a538d36268126963fc529bcbb61d294ee1ffd7fa"},{"sha":"a25645afa62e0537f4baf18a66a317bb1ce8a81f","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"utils: add litex_read_verilog utility\n\ngenerate Migen's modules from verilog files","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/a25645afa62e0537f4baf18a66a317bb1ce8a81f"},{"sha":"11d536dc4d93e03d72a15545b93e5daeafb29011","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"test: remove test_bitslip (integrated in migen)","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/11d536dc4d93e03d72a15545b93e5daeafb29011"},{"sha":"a5ed42ec6860f662f63c201e2c646618461497e6","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"soc/interconnect/stream: add Gearbox","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/a5ed42ec6860f662f63c201e2c646618461497e6"},{"sha":"5137c2bf884b2c24e0deafdd120823b1817a24f8","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"test/test_targets: update","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/5137c2bf884b2c24e0deafdd120823b1817a24f8"},{"sha":"8e07e1a099e086acfeadfbabbd6ccfdbcb4aee3d","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/libero_soc: associate .pdc to place and route tool.\n\nFor constraint to be applied, we also to associate them with the tool that will use it.","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/8e07e1a099e086acfeadfbabbd6ccfdbcb4aee3d"},{"sha":"52396add5d2f2ca46319fa87437c2b58635349c7","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"boards/platforms/avalanche: rename rst to rst_n (active low reset)","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/52396add5d2f2ca46319fa87437c2b58635349c7"},{"sha":"60faae490a0e872b0cb98a45a2ce7915d8230f3e","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"boards/platforms/avalanche: fix swapped serial pins","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/60faae490a0e872b0cb98a45a2ce7915d8230f3e"},{"sha":"4c966114f87dda4af485f6b6adac4fbd2d3d6fe3","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/libero_soc: add timing constraints support","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/4c966114f87dda4af485f6b6adac4fbd2d3d6fe3"},{"sha":"e3c6bd58466c4d9f8bb3684383bb72673d4c3783","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/libero_soc: pass timing constraints to synthesis, place & route and timing verification tools","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/e3c6bd58466c4d9f8bb3684383bb72673d4c3783"},{"sha":"85f76662077603fd811b037d38ebf3bc37fe217f","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/common: add async reset synchronizer (using DFN1P0)","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/85f76662077603fd811b037d38ebf3bc37fe217f"},{"sha":"5805d630137e6fa4ae39739f7524a6af6db82260","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/microsemi/libero_soc: only associate timings constraint to timing check (otherwise we loose io constraints...), use default settings for place & route","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/5805d630137e6fa4ae39739f7524a6af6db82260"},{"sha":"7359a99bf94a550cc62736f0a8d92307702f94ee","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"soc_core: convert cpu_type=\"None\" string to None","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/7359a99bf94a550cc62736f0a8d92307702f94ee"},{"sha":"80bdae0e55cfbf90b82641561eadd52212b429eb","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"build/sim/verilator: add trace parameter to enable tracer","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/80bdae0e55cfbf90b82641561eadd52212b429eb"},{"sha":"89c702187a3010a76e374e295ff0022e97bb4b51","author":{"name":"William D. Jones","email":"9a1de6cb16eb8668c16e2b606355fd4b19d336ae@comcast.net"},"message":"libbase/crt0-picorv32: Add support for .data sections.","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/89c702187a3010a76e374e295ff0022e97bb4b51"},{"sha":"ab799f7bd7e0ad2063747dc6636de61225e648c4","author":{"name":"Tim Ansell","email":"b1c1d8736f20db3fb6c1c66bb1455ed43909f0d8@mith.ro"},"message":"Merge pull request #127 from cr1901/picorv32-data\n\nlibbase/crt0-picorv32: Add support for .data sections.","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/ab799f7bd7e0ad2063747dc6636de61225e648c4"},{"sha":"1fe7d09fb5c61bc750555ed3a385603d16a40cbf","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"soc/integration/soc_core: add csr_map_update function","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/1fe7d09fb5c61bc750555ed3a385603d16a40cbf"},{"sha":"beeca856e538f71f1e1211d5a327a528d1e8143d","author":{"name":"Florent Kermarrec","email":"0f54f30f4ab9c86383b9179288475fb6cf4699a8@enjoy-digital.fr"},"message":"utils/litex_read_verilog: fix generated indent on instance","distinct":false,"url":"https://api.github.com/repos/mithro/litex/commits/beeca856e538f71f1e1211d5a327a528d1e8143d"}]}
{"actor":{"display_login":"mithro"}}