{"push_id":2561868263,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"671021f1b3cd34cdb822cf6a57d1d4e4e2f8daef","before":"926736afc712f2cf565d9e901b5af9a337da4b5f","commits":[{"sha":"671021f1b3cd34cdb822cf6a57d1d4e4e2f8daef","author":{"name":"Rodrigo Alejandro Melo","email":"722cce7a38226a5627f1a1f67c8fb6d245d8d795@inti.gob.ar"},"message":"Agregadas fichas de otros grupos extraídas de ICsPLDsOnArg (a ser actualizadas)","distinct":true,"url":"https://api.github.com/repos/INTI-CMNB-FPGA/FPGAsInArg/commits/671021f1b3cd34cdb822cf6a57d1d4e4e2f8daef"}]}
{"actor":{"display_login":"rodrigomelo9"}}