{"action":"closed","number":36,"pull_request":{"url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36","id":226319001,"node_id":"MDExOlB1bGxSZXF1ZXN0MjI2MzE5MDAx","html_url":"https://github.com/ncku-vlsilab/FPGA_Design/pull/36","diff_url":"https://github.com/ncku-vlsilab/FPGA_Design/pull/36.diff","patch_url":"https://github.com/ncku-vlsilab/FPGA_Design/pull/36.patch","issue_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/36","number":36,"state":"closed","locked":false,"title":"E2405650 update HW2","user":{"login":"BigFatDuck","id":43341636,"node_id":"MDQ6VXNlcjQzMzQxNjM2","avatar_url":"https://avatars3.githubusercontent.com/u/43341636?v=4","gravatar_id":"","url":"https://api.github.com/users/BigFatDuck","html_url":"https://github.com/BigFatDuck","followers_url":"https://api.github.com/users/BigFatDuck/followers","following_url":"https://api.github.com/users/BigFatDuck/following{/other_user}","gists_url":"https://api.github.com/users/BigFatDuck/gists{/gist_id}","starred_url":"https://api.github.com/users/BigFatDuck/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/BigFatDuck/subscriptions","organizations_url":"https://api.github.com/users/BigFatDuck/orgs","repos_url":"https://api.github.com/users/BigFatDuck/repos","events_url":"https://api.github.com/users/BigFatDuck/events{/privacy}","received_events_url":"https://api.github.com/users/BigFatDuck/received_events","type":"User","site_admin":false},"body":"加入Program1、2的程式碼","created_at":"2018-10-27T19:48:06Z","updated_at":"2018-10-28T04:43:41Z","closed_at":"2018-10-28T04:43:41Z","merged_at":"2018-10-28T04:43:41Z","merge_commit_sha":"0e96dec0a9375f4ce6cad62955cef26a4da7c327","assignee":null,"assignees":[],"requested_reviewers":[],"requested_teams":[],"labels":[],"milestone":null,"commits_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36/commits","review_comments_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36/comments","review_comment_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/comments{/number}","comments_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/36/comments","statuses_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/statuses/83d837ba9b66ffcd8754f0478afddad731291c09","head":{"label":"BigFatDuck:master","ref":"master","sha":"83d837ba9b66ffcd8754f0478afddad731291c09","user":{"login":"BigFatDuck","id":43341636,"node_id":"MDQ6VXNlcjQzMzQxNjM2","avatar_url":"https://avatars3.githubusercontent.com/u/43341636?v=4","gravatar_id":"","url":"https://api.github.com/users/BigFatDuck","html_url":"https://github.com/BigFatDuck","followers_url":"https://api.github.com/users/BigFatDuck/followers","following_url":"https://api.github.com/users/BigFatDuck/following{/other_user}","gists_url":"https://api.github.com/users/BigFatDuck/gists{/gist_id}","starred_url":"https://api.github.com/users/BigFatDuck/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/BigFatDuck/subscriptions","organizations_url":"https://api.github.com/users/BigFatDuck/orgs","repos_url":"https://api.github.com/users/BigFatDuck/repos","events_url":"https://api.github.com/users/BigFatDuck/events{/privacy}","received_events_url":"https://api.github.com/users/BigFatDuck/received_events","type":"User","site_admin":false},"repo":{"id":149120102,"node_id":"MDEwOlJlcG9zaXRvcnkxNDkxMjAxMDI=","name":"FPGA_Design","full_name":"BigFatDuck/FPGA_Design","private":false,"owner":{"login":"BigFatDuck","id":43341636,"node_id":"MDQ6VXNlcjQzMzQxNjM2","avatar_url":"https://avatars3.githubusercontent.com/u/43341636?v=4","gravatar_id":"","url":"https://api.github.com/users/BigFatDuck","html_url":"https://github.com/BigFatDuck","followers_url":"https://api.github.com/users/BigFatDuck/followers","following_url":"https://api.github.com/users/BigFatDuck/following{/other_user}","gists_url":"https://api.github.com/users/BigFatDuck/gists{/gist_id}","starred_url":"https://api.github.com/users/BigFatDuck/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/BigFatDuck/subscriptions","organizations_url":"https://api.github.com/users/BigFatDuck/orgs","repos_url":"https://api.github.com/users/BigFatDuck/repos","events_url":"https://api.github.com/users/BigFatDuck/events{/privacy}","received_events_url":"https://api.github.com/users/BigFatDuck/received_events","type":"User","site_admin":false},"html_url":"https://github.com/BigFatDuck/FPGA_Design","description":"FPGA Design lab","fork":true,"url":"https://api.github.com/repos/BigFatDuck/FPGA_Design","forks_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/forks","keys_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/keys{/key_id}","collaborators_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/teams","hooks_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/hooks","issue_events_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/issues/events{/number}","events_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/events","assignees_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/assignees{/user}","branches_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/branches{/branch}","tags_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/tags","blobs_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/git/refs{/sha}","trees_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/git/trees{/sha}","statuses_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/statuses/{sha}","languages_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/languages","stargazers_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/stargazers","contributors_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/contributors","subscribers_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/subscribers","subscription_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/subscription","commits_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/commits{/sha}","git_commits_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/git/commits{/sha}","comments_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/comments{/number}","issue_comment_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/issues/comments{/number}","contents_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/contents/{+path}","compare_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/compare/{base}...{head}","merges_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/merges","archive_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/downloads","issues_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/issues{/number}","pulls_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/pulls{/number}","milestones_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/milestones{/number}","notifications_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/labels{/name}","releases_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/releases{/id}","deployments_url":"https://api.github.com/repos/BigFatDuck/FPGA_Design/deployments","created_at":"2018-09-17T12:14:15Z","updated_at":"2018-10-27T19:47:37Z","pushed_at":"2018-10-27T19:47:35Z","git_url":"git://github.com/BigFatDuck/FPGA_Design.git","ssh_url":"git@github.com:BigFatDuck/FPGA_Design.git","clone_url":"https://github.com/BigFatDuck/FPGA_Design.git","svn_url":"https://github.com/BigFatDuck/FPGA_Design","homepage":null,"size":62712,"stargazers_count":0,"watchers_count":0,"language":"VHDL","has_issues":false,"has_projects":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":0,"mirror_url":null,"archived":false,"open_issues_count":0,"license":null,"forks":0,"open_issues":0,"watchers":0,"default_branch":"master"}},"base":{"label":"ncku-vlsilab:master","ref":"master","sha":"c56021a0bf1d45e179800181a4ce5184f6c3c5c4","user":{"login":"ncku-vlsilab","id":42568989,"node_id":"MDEyOk9yZ2FuaXphdGlvbjQyNTY4OTg5","avatar_url":"https://avatars2.githubusercontent.com/u/42568989?v=4","gravatar_id":"","url":"https://api.github.com/users/ncku-vlsilab","html_url":"https://github.com/ncku-vlsilab","followers_url":"https://api.github.com/users/ncku-vlsilab/followers","following_url":"https://api.github.com/users/ncku-vlsilab/following{/other_user}","gists_url":"https://api.github.com/users/ncku-vlsilab/gists{/gist_id}","starred_url":"https://api.github.com/users/ncku-vlsilab/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/ncku-vlsilab/subscriptions","organizations_url":"https://api.github.com/users/ncku-vlsilab/orgs","repos_url":"https://api.github.com/users/ncku-vlsilab/repos","events_url":"https://api.github.com/users/ncku-vlsilab/events{/privacy}","received_events_url":"https://api.github.com/users/ncku-vlsilab/received_events","type":"Organization","site_admin":false},"repo":{"id":145541359,"node_id":"MDEwOlJlcG9zaXRvcnkxNDU1NDEzNTk=","name":"FPGA_Design","full_name":"ncku-vlsilab/FPGA_Design","private":false,"owner":{"login":"ncku-vlsilab","id":42568989,"node_id":"MDEyOk9yZ2FuaXphdGlvbjQyNTY4OTg5","avatar_url":"https://avatars2.githubusercontent.com/u/42568989?v=4","gravatar_id":"","url":"https://api.github.com/users/ncku-vlsilab","html_url":"https://github.com/ncku-vlsilab","followers_url":"https://api.github.com/users/ncku-vlsilab/followers","following_url":"https://api.github.com/users/ncku-vlsilab/following{/other_user}","gists_url":"https://api.github.com/users/ncku-vlsilab/gists{/gist_id}","starred_url":"https://api.github.com/users/ncku-vlsilab/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/ncku-vlsilab/subscriptions","organizations_url":"https://api.github.com/users/ncku-vlsilab/orgs","repos_url":"https://api.github.com/users/ncku-vlsilab/repos","events_url":"https://api.github.com/users/ncku-vlsilab/events{/privacy}","received_events_url":"https://api.github.com/users/ncku-vlsilab/received_events","type":"Organization","site_admin":false},"html_url":"https://github.com/ncku-vlsilab/FPGA_Design","description":"FPGA Design lab","fork":false,"url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design","forks_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/forks","keys_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/keys{/key_id}","collaborators_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/teams","hooks_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/hooks","issue_events_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/events{/number}","events_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/events","assignees_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/assignees{/user}","branches_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/branches{/branch}","tags_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/tags","blobs_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/git/refs{/sha}","trees_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/git/trees{/sha}","statuses_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/statuses/{sha}","languages_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/languages","stargazers_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/stargazers","contributors_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/contributors","subscribers_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/subscribers","subscription_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/subscription","commits_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/commits{/sha}","git_commits_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/git/commits{/sha}","comments_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/comments{/number}","issue_comment_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/comments{/number}","contents_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/contents/{+path}","compare_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/compare/{base}...{head}","merges_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/merges","archive_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/downloads","issues_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues{/number}","pulls_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls{/number}","milestones_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/milestones{/number}","notifications_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/labels{/name}","releases_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/releases{/id}","deployments_url":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/deployments","created_at":"2018-08-21T09:33:16Z","updated_at":"2018-10-28T04:43:33Z","pushed_at":"2018-10-28T04:43:41Z","git_url":"git://github.com/ncku-vlsilab/FPGA_Design.git","ssh_url":"git@github.com:ncku-vlsilab/FPGA_Design.git","clone_url":"https://github.com/ncku-vlsilab/FPGA_Design.git","svn_url":"https://github.com/ncku-vlsilab/FPGA_Design","homepage":null,"size":95291,"stargazers_count":5,"watchers_count":5,"language":"VHDL","has_issues":true,"has_projects":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":20,"mirror_url":null,"archived":false,"open_issues_count":1,"license":null,"forks":20,"open_issues":1,"watchers":5,"default_branch":"master"}},"_links":{"self":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36"},"html":{"href":"https://github.com/ncku-vlsilab/FPGA_Design/pull/36"},"issue":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/36"},"comments":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/issues/36/comments"},"review_comments":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36/comments"},"review_comment":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/comments{/number}"},"commits":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/pulls/36/commits"},"statuses":{"href":"https://api.github.com/repos/ncku-vlsilab/FPGA_Design/statuses/83d837ba9b66ffcd8754f0478afddad731291c09"}},"author_association":"CONTRIBUTOR","merged":true,"mergeable":null,"rebaseable":null,"mergeable_state":"unknown","merged_by":{"login":"Jyun-Neng","id":25876033,"node_id":"MDQ6VXNlcjI1ODc2MDMz","avatar_url":"https://avatars1.githubusercontent.com/u/25876033?v=4","gravatar_id":"","url":"https://api.github.com/users/Jyun-Neng","html_url":"https://github.com/Jyun-Neng","followers_url":"https://api.github.com/users/Jyun-Neng/followers","following_url":"https://api.github.com/users/Jyun-Neng/following{/other_user}","gists_url":"https://api.github.com/users/Jyun-Neng/gists{/gist_id}","starred_url":"https://api.github.com/users/Jyun-Neng/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/Jyun-Neng/subscriptions","organizations_url":"https://api.github.com/users/Jyun-Neng/orgs","repos_url":"https://api.github.com/users/Jyun-Neng/repos","events_url":"https://api.github.com/users/Jyun-Neng/events{/privacy}","received_events_url":"https://api.github.com/users/Jyun-Neng/received_events","type":"User","site_admin":false},"comments":0,"review_comments":0,"maintainer_can_modify":false,"commits":1,"additions":906,"deletions":0,"changed_files":11}}
{"actor":{"display_login":"Jyun-Neng"}}