{"push_id":2322637185,"size":1000,"distinct_size":485,"ref":"refs/heads/master","head":"d48fcbd864a008802a90c58a9ceddd9436d11a49","before":"e237f98a9c134c3d600353f21e07db915516875b","commits":[{"sha":"b28a4b8eb9f515e76699251d0a3f834be9b14223","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"dt-bindings: clock: Add jz4770-cgu.h header\n\nThis will be used from the devicetree bindings to specify the clocks\nthat should be obtained from the jz4770-cgu driver.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nAcked-by: Stephen Boyd <sboyd@codeaurora.org>\nReviewed-by: Rob Herring <robh@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18481/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/b28a4b8eb9f515e76699251d0a3f834be9b14223"},{"sha":"7a01c19007ad3c7de15d6d8d712e01f40eeed55a","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"clk: Add Ingenic jz4770 CGU driver\n\nAdd support for the clocks provided by the CGU in the Ingenic JZ4770\nSoC.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nSigned-off-by: Maarten ter Huurne <maarten@treewalker.org>\nAcked-by: Stephen Boyd <sboyd@codeaurora.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18482/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/7a01c19007ad3c7de15d6d8d712e01f40eeed55a"},{"sha":"8ce355cf2e38afdb364d03d12b23d9cf44c3b7f1","author":{"name":"Paul Burton","email":"6cf344976ede6e423f0f16c3121262bddc8fed82@mips.com"},"message":"MIPS: Setup boot_command_line before plat_mem_setup\n\nPlatforms using DT will typically call __dt_setup_arch from\nplat_mem_setup. This in turn calls early_init_dt_scan. When\nCONFIG_CMDLINE is set, this leads to its value being copied into\nboot_command_line by early_init_dt_scan_chosen. If this happens before\nthe code setting up boot_command_line in arch_mem_init runs, that code\nwill go on to append CONFIG_CMDLINE (via builtin_cmdline) to\nboot_command_line again, duplicating it. For some command line\nparameters (eg. earlycon) this can be a problem. Set up\nboot_command_line before early_init_dt_scan_chosen gets called such that\nit will not write CONFIG_CMDLINE in this scenario & the arguments aren't\nduplicated.\n\nSigned-off-by: Paul Burton <paul.burton@mips.com>\nAcked-by: Mathieu Malaterre <malat@debian.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18483/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/8ce355cf2e38afdb364d03d12b23d9cf44c3b7f1"},{"sha":"e08a48d9250184d8ce6dc6c728b2ca68d7f40f35","author":{"name":"Paul Burton","email":"6cf344976ede6e423f0f16c3121262bddc8fed82@mips.com"},"message":"MIPS: ingenic: Use common cmdline handling code\n\njz4740_init_cmdline appends all arguments from argv (in fw_arg1) to\narcs_cmdline, up to argc (in fw_arg0). The common code in\nfw_init_cmdline will do the exact same thing when run on a system where\nfw_arg0 isn't a pointer to kseg0 (it'll also set _fw_envp but we don't\nuse it). Remove the custom implementation & use the generic code.\n\nSigned-off-by: Paul Burton <paul.burton@mips.com>\nReviewed-by: PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com>\nReviewed-by: James Hogan <jhogan@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18484/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/e08a48d9250184d8ce6dc6c728b2ca68d7f40f35"},{"sha":"147b7910c8bdb4e702c8813bb3de4f3dc4eb4046","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"MIPS: platform: add machtype IDs for more Ingenic SoCs\n\nAdd a machtype ID for the JZ4780 SoC, which was missing, and one for the\nnewly supported JZ4770 SoC.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nReviewed-by: PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com>\nReviewed-by: James Hogan <jhogan@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18485/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/147b7910c8bdb4e702c8813bb3de4f3dc4eb4046"},{"sha":"ce0d60f731f0011a3e0b6e7d17a01f229313d2a0","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"MIPS: ingenic: Detect machtype from SoC compatible string\n\nPreviously, the mips_machtype variable was always initialized\nto MACH_INGENIC_JZ4740 even if running on different SoCs.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nReviewed-by: James Hogan <jhogan@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18486/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/ce0d60f731f0011a3e0b6e7d17a01f229313d2a0"},{"sha":"9be5f3e92ed5a4176bb4d99b498dc87aaafa622b","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"MIPS: ingenic: Initial JZ4770 support\n\nProvide just enough bits (clocks, clocksource, uart) to allow a kernel\nto boot on the JZ4770 SoC to a initramfs userspace.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nReviewed-by: PrasannaKumar Muralidharan <prasannatsmkumar@gmail.com>\nReviewed-by: James Hogan <jhogan@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18487/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/9be5f3e92ed5a4176bb4d99b498dc87aaafa622b"},{"sha":"1f7412e0e2f327fe7dc5a0c2fc36d7b319d05d47","author":{"name":"Maarten ter Huurne","email":"aefcb2ed777a0a61706cd44aa8812552bfcc84df@treewalker.org"},"message":"MIPS: JZ4770: Work around config2 misreporting associativity\n\nAccording to config2, the associativity would be 5-ways, but the\ndocumentation states 4-ways, which also matches the documented\nL2 cache size of 256 kB.\n\nSigned-off-by: Maarten ter Huurne <maarten@treewalker.org>\nReviewed-by: James Hogan <jhogan@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18488/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/1f7412e0e2f327fe7dc5a0c2fc36d7b319d05d47"},{"sha":"dec8cd4d9b9fa7dc0b7f253ebb31f2c3ef4213ac","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"devicetree/bindings: Add GCW vendor prefix\n\nGame Consoles Worldwide, mostly known under the acronym GCW, is the\ncreator of the GCW Zero open-source video game system.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nAcked-by: Rob Herring <robh@kernel.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18489/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/dec8cd4d9b9fa7dc0b7f253ebb31f2c3ef4213ac"},{"sha":"590c1f0f04336b92c802b94e2506efec5f6735f6","author":{"name":"Paul Cercueil","email":"54f65660711c038b3360dd7288dc12347ae58ba3@crapouillou.net"},"message":"MIPS: ingenic: Initial GCW Zero support\n\nThe GCW Zero (http://www.gcw-zero.com) is a retro-gaming focused\nhandheld game console, successfully kickstarted in ~2012, running Linux.\n\nSigned-off-by: Paul Cercueil <paul@crapouillou.net>\nAcked-by: Mathieu Malaterre <malat@debian.org>\nAcked-by: Philippe Ombredanne <pombredanne@nexb.com>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Maarten ter Huurne <maarten@treewalker.org>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18490/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/590c1f0f04336b92c802b94e2506efec5f6735f6"},{"sha":"8d2b6f1ff4606a8d426397a4d14b653bda0babd9","author":{"name":"Jiaxun Yang","email":"b86ab3c72af9c951c19395a261e4af2b9ec2190f@flygoat.com"},"message":"MIPS: Loongson64: Drop 32-bit support for Loongson 2E/2F devices\n\nThe 32-bit support was broken at runtime, it doesn't boot anymore,\nwitch is hard to debug because even early printk isn't working, also\nthere are some build warnings. Some newer bootloader may not support\n32-bit ELF. So we decide to drop 32-bit support.\n\nMake loongson64 a pure 64-bit arch.\n\nSigned-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Huacai Chen <chenhc@lemote.com>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18174/\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/8d2b6f1ff4606a8d426397a4d14b653bda0babd9"},{"sha":"cdf93470a065de6366f92b144ac48236ddfb1315","author":{"name":"Mathieu Malaterre","email":"eedb76e00b0c03a5dd21b9acc48009d7e3a8ae9e@debian.org"},"message":"MIPS: Use proper kernel-doc Return keyword\n\nFor reference:\n* https://www.kernel.org/doc/html/latest/doc-guide/kernel-doc.html#function-documentation\n\nFix non-fatal warning:\n\narch/mips/kernel/branch.c:418: warning: Excess function parameter 'returns' description in '__compute_return_epc_for_insn'\n\nSigned-off-by: Mathieu Malaterre <malat@debian.org>\nCc: Ralf Baechle <ralf@linux-mips.org>\nCc: Randy Dunlap <rdunlap@infradead.org>\nCc: Maciej W. Rozycki <macro@mips.com>\nCc: Ingo Molnar <mingo@kernel.org>\nCc: Paul Burton <paul.burton@mips.com>\nCc: linux-mips@linux-mips.org\nPatchwork: https://patchwork.linux-mips.org/patch/18031/\n[jhogan@kernel.org: Expand subject slightly]\nSigned-off-by: James Hogan <jhogan@kernel.org>","distinct":false,"url":"https://api.github.com/repos/embed-3d/linux/commits/cdf93470a065de6366f92b144ac48236ddfb1315"},{"sha":"d27998185da8fbdc35911307ae13518d168778d7","author":{"name":"Paul Mackerras","email":"b848d7d196719b06ca69c3524d28631335b2ab79@ozlabs.org"},"message":"Merge remote-tracking branch 'remotes/powerpc/topic/ppc-kvm' into kvm-ppc-next\n\nThis merges in the ppc-kvm topic branch of the powerpc tree to get\ntwo patches which are prerequisites for the following patch series,\nplus another patch which touches both powerpc and KVM code.\n\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/d27998185da8fbdc35911307ae13518d168778d7"},{"sha":"c424c108233dc422a9a29ee833154006a5bdf9fc","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Add more info about XIVE queues in debugfs\n\nAdd details about enabled queues and escalation interrupts.\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/c424c108233dc422a9a29ee833154006a5bdf9fc"},{"sha":"bf4159da4751ab8eea43ca6e7c49193dbce8398c","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Enable use of the new XIVE \"single escalation\" feature\n\nThat feature, provided by Power9 DD2.0 and later, when supported\nby newer OPAL versions, allows us to sacrifice a queue (priority 7)\nin favor of merging all the escalation interrupts of the queues\nof a single VP into a single interrupt.\n\nThis reduces the number of host interrupts used up by KVM guests\nespecially when those guests use multiple priorities.\n\nIt will also enable a future change to control the masking of the\nescalation interrupts more precisely to avoid spurious ones.\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/bf4159da4751ab8eea43ca6e7c49193dbce8398c"},{"sha":"2267ea7661798a42f0da648a2970e2a03f4bc370","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Don't use existing \"prodded\" flag for XIVE escalations\n\nThe prodded flag is only cleared at the beginning of H_CEDE,\nso every time we have an escalation, we will cause the *next*\nH_CEDE to return immediately.\n\nInstead use a dedicated \"irq_pending\" flag to indicate that\na guest interrupt is pending for the VCPU. We don't reuse the\nexisting exception bitmap so as to avoid expensive atomic ops.\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/2267ea7661798a42f0da648a2970e2a03f4bc370"},{"sha":"2662efd050953824de5c9b24449d6b5b342db10b","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Check DR not IR to chose real vs virt mode MMIOs\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/2662efd050953824de5c9b24449d6b5b342db10b"},{"sha":"35c2405efc0142860c4b698f4c6331567c4ca1ef","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Make xive_pushed a byte, not a word\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/35c2405efc0142860c4b698f4c6331567c4ca1ef"},{"sha":"9b9b13a6d1537ddc4caccd6f1c41b78edbc08437","author":{"name":"Benjamin Herrenschmidt","email":"58942ee662d0fe5d44043b40ceefc845bad5a84d@kernel.crashing.org"},"message":"KVM: PPC: Book3S HV: Keep XIVE escalation interrupt masked unless ceded\n\nThis works on top of the single escalation support. When in single\nescalation, with this change, we will keep the escalation interrupt\ndisabled unless the VCPU is in H_CEDE (idle). In any other case, we\nknow the VCPU will be rescheduled and thus there is no need to take\nescalation interrupts in the host whenever a guest interrupt fires.\n\nSigned-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>\nSigned-off-by: Paul Mackerras <paulus@ozlabs.org>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/9b9b13a6d1537ddc4caccd6f1c41b78edbc08437"},{"sha":"ba87977a49913129962af8ac35b0e13e0fa4382d","author":{"name":"Ivan Vecera","email":"147607e41689752958c7f48627128efa3006e8cd@redhat.com"},"message":"kernfs: fix regression in kernfs_fop_write caused by wrong type\n\nCommit b7ce40cff0b9 (\"kernfs: cache atomic_write_len in\nkernfs_open_file\") changes type of local variable 'len' from ssize_t\nto size_t. This change caused that the *ppos value is updated also\nwhen the previous write callback failed.\n\nMentioned snippet:\n...\nlen = ops->write(...); <- return value can be negative\n...\nif (len > 0)           <- true here in this case\n        *ppos += len;\n...\n\nFixes: b7ce40cff0b9 (\"kernfs: cache atomic_write_len in kernfs_open_file\")\nAcked-by: Tejun Heo <tj@kernel.org>\nSigned-off-by: Ivan Vecera <ivecera@redhat.com>\nSigned-off-by: Al Viro <viro@zeniv.linux.org.uk>","distinct":true,"url":"https://api.github.com/repos/embed-3d/linux/commits/ba87977a49913129962af8ac35b0e13e0fa4382d"}]}
{"actor":{"display_login":"embed-3d"}}