{"push_id":2449407045,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"0f3e7bb6776d6a6eb3d1c216f640e30dd26bd12b","before":"c72bd7c2b729df240179be159cc0de4e858f8146","commits":[{"sha":"0f3e7bb6776d6a6eb3d1c216f640e30dd26bd12b","author":{"name":"Jin Hee","email":"c715e0492ac457acdb6bbc7288c2f564e6e67467@gmail.com"},"message":"Final verilog init with testing script","distinct":true,"url":"https://api.github.com/repos/kimjin14/fpga_carry_study/commits/0f3e7bb6776d6a6eb3d1c216f640e30dd26bd12b"}]}
{"actor":{"display_login":"kimjin14"}}