{"push_id":2761108416,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"fb55e977edde703838ac8e89c624a0eb56009438","before":"929966e73425713c50fd996d5de8afc3c47ee73e","commits":[{"sha":"fb55e977edde703838ac8e89c624a0eb56009438","author":{"name":"DjordjeMiseljic","email":"2325b6be445d0cfc4e67abc9720f953bc17b3a32@users.noreply.github.com"},"message":"added master","distinct":true,"url":"https://api.github.com/repos/Nikola2444/SVM_System_Verilog/commits/fb55e977edde703838ac8e89c624a0eb56009438"}]}
{"actor":{"display_login":"DjordjeMiseljic"}}