{"push_id":1398340252,"size":2,"distinct_size":2,"ref":"refs/heads/master","head":"5aef613e728211324ac22f11f5b069f0f76d3d89","before":"b7ca0dc37e73587e63a429cf1a3eb9fa47992377","commits":[{"sha":"62f678835e928b6560f523cda50cef3f0194c62e","author":{"name":"jvals","email":"a8a80a0690d1610c88702ba92a8cd782d69ff461@users.noreply.github.com"},"message":"Implement global valid sig + refactor chill logic","distinct":true,"url":"https://api.github.com/repos/Ytelse/mcu/commits/62f678835e928b6560f523cda50cef3f0194c62e"},{"sha":"5aef613e728211324ac22f11f5b069f0f76d3d89","author":{"name":"jvals","email":"a8a80a0690d1610c88702ba92a8cd782d69ff461@users.noreply.github.com"},"message":"Add real ports and pins for mcu<->fpga communication","distinct":true,"url":"https://api.github.com/repos/Ytelse/mcu/commits/5aef613e728211324ac22f11f5b069f0f76d3d89"}]}
{"actor":{"display_login":"jvals"}}