{"push_id":950359536,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"b156e4b51a9ec3288d6d82eaa84eda02c5a669f0","before":"d9fcb6fb9f0ad887f9076f167ea6be5c77657f08","commits":[{"sha":"b156e4b51a9ec3288d6d82eaa84eda02c5a669f0","author":{"email":"2bc22744d375c407d755a0cdb28b640deca511d6@iit.it","name":"Francesco Diotalevi"},"message":"Added the Zedboard DMA design to test the Xilinx DMA IP","distinct":true,"url":"https://api.github.com/repos/francescodiotalevi/projects/commits/b156e4b51a9ec3288d6d82eaa84eda02c5a669f0"}]}