{"push_id":1125498497,"size":10,"distinct_size":1,"ref":"refs/heads/test_uart","head":"9a946268811a1054240612f45a7e0fd31ea6a8b9","before":"da31450a939e9229e6a666bd34d2a56edb20b101","commits":[{"sha":"d2d615fe7664288ff677be802deea501ec42a9b7","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"Task1 Synthesizable","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/d2d615fe7664288ff677be802deea501ec42a9b7"},{"sha":"f7cd020a66b72daf30ac1a7a14a92f3b7c10ef02","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"Fix uart start bit bug","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/f7cd020a66b72daf30ac1a7a14a92f3b7c10ef02"},{"sha":"a732f805bf012fcbbee1606345aa634b6aee9e9b","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"Add monitoring wires","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/a732f805bf012fcbbee1606345aa634b6aee9e9b"},{"sha":"dc99844921e0cc9e67eb71dbbac450dc3b92dd52","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"uart_receive now uses a double buffer system","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/dc99844921e0cc9e67eb71dbbac450dc3b92dd52"},{"sha":"6205250ef05b4521205802c927f84fb49f9564e1","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"remove a.out file","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/6205250ef05b4521205802c927f84fb49f9564e1"},{"sha":"4b84d9e70c490e64f68598c5fa4f7d8e8677c4f3","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"update pc2pc test bench","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/4b84d9e70c490e64f68598c5fa4f7d8e8677c4f3"},{"sha":"b7154c60ade6f8d1d28b0455748b57041e944346","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"new uart and test\n\ntest not done yet","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/b7154c60ade6f8d1d28b0455748b57041e944346"},{"sha":"d4724dbc9cb8857a33676f54bcaa429c54cf71b8","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"implement uart2","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/d4724dbc9cb8857a33676f54bcaa429c54cf71b8"},{"sha":"79d040aeb4b851578a69152d849b19b7a089090e","author":{"email":"e1e8f6b2f8465f67878ed4d9995a240d2f2d1c8a@hotmail.com","name":"BobbyL2k"},"message":"Merge pull request #4 from BobbyL2k/new-uart\n\nNew uart","distinct":false,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/79d040aeb4b851578a69152d849b19b7a089090e"},{"sha":"9a946268811a1054240612f45a7e0fd31ea6a8b9","author":{"email":"1e06b033049a2d410c1884f9b5203bf123ae7cec@hotmail.com","name":"Peeranut-J"},"message":"Merge remote-tracking branch 'refs/remotes/origin/master' into test_uart","distinct":true,"url":"https://api.github.com/repos/BobbyL2k/FPGA_Project_CP/commits/9a946268811a1054240612f45a7e0fd31ea6a8b9"}]}
{"actor":{"display_login":"Peeranut-J"}}