{"push_id":1349221358,"size":3,"distinct_size":0,"ref":"refs/heads/master","head":"a3766d7e495482673476d420bbdc40623e6a0a6a","before":"f6b3c3004a7fb48babb422f5f0e091431c2594eb","commits":[{"sha":"a8928f93d892723e90664f37e97318f9d4f0fce3","author":{"name":"Keshav Kini","email":"cb7179ceebe6878e08f7b19f595a1a5115facc9e@oracle.com"},"message":"This should be a register, I think...?","distinct":false,"url":"https://api.github.com/repos/acl2/acl2/commits/a8928f93d892723e90664f37e97318f9d4f0fce3"},{"sha":"6c9353f48e69c17b5511223d56ec61c07327c8eb","author":{"name":"Keshav Kini","email":"cb7179ceebe6878e08f7b19f595a1a5115facc9e@oracle.com"},"message":"Verilog indentation","distinct":false,"url":"https://api.github.com/repos/acl2/acl2/commits/6c9353f48e69c17b5511223d56ec61c07327c8eb"},{"sha":"a3766d7e495482673476d420bbdc40623e6a0a6a","author":{"name":"solswords","email":"3f922419f712e3b73ccf12375530689569d2ef4b@gmail.com"},"message":"Merge pull request #655 from kini/verilog\n\nMark flip-flop output as register","distinct":false,"url":"https://api.github.com/repos/acl2/acl2/commits/a3766d7e495482673476d420bbdc40623e6a0a6a"}]}
{"actor":{"display_login":"acl2jenkins"}}