{"push_id":1128888481,"size":2,"distinct_size":2,"ref":"refs/heads/topic_verilog_lab3","head":"0c2f69c95eb8abf205de113bcbbbe8c70b379137","before":"2749052cee9fce092eb01419ff9d2339ad1c50aa","commits":[{"sha":"befc25791e1b8da1269a10532da44ed54726935f","author":{"email":"9cfa0043f1c80c5cdcf024c385427df742e355c9@gmail.com","name":"hhhhojeihsu.PC"},"message":"fixed bug in combinational circuit and readjust test bench. Now yield correct answer.","distinct":true,"url":"https://api.github.com/repos/hhhhhojeihsu/Workspace/commits/befc25791e1b8da1269a10532da44ed54726935f"},{"sha":"0c2f69c95eb8abf205de113bcbbbe8c70b379137","author":{"email":"9cfa0043f1c80c5cdcf024c385427df742e355c9@gmail.com","name":"hhhhojeihsu.PC"},"message":"finished the report","distinct":true,"url":"https://api.github.com/repos/hhhhhojeihsu/Workspace/commits/0c2f69c95eb8abf205de113bcbbbe8c70b379137"}]}
{"actor":{"display_login":"hhhhhojeihsu"}}