{"push_id":1168893891,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"b33775d3dfa9c638849fee336a6d1838099cc7cc","before":"ed4938deef16655830a3c6e91a059e48c1301b3c","commits":[{"sha":"b33775d3dfa9c638849fee336a6d1838099cc7cc","author":{"name":"Dolu1990","email":"45b6df31760910d23bd0fb6f18774586c1e8a898@gmail.com"},"message":"Add riscv cocotb regression for cached and uncached CPU versions","distinct":true,"url":"https://api.github.com/repos/SpinalHDL/SpinalHDL/commits/b33775d3dfa9c638849fee336a6d1838099cc7cc"}]}
{"actor":{"display_login":"Dolu1990"}}