{"push_id":1400046279,"size":4,"distinct_size":4,"ref":"refs/heads/amd-common","head":"52299c65648af72dc66e0482b54aa5a4670dd2ee","before":"155a56616e5a4243506a2c501658afbd511a0046","commits":[{"sha":"264382d38bc899641ef6cb6fc7700a59c72e4d59","author":{"name":"Peter Collingbourne","email":"6214814a67b9688a08e8c6dc7fa5dee076dddc8d@pcc.me.uk"},"message":"Bitcode: Change module reader functions to return an llvm::Expected.\n\nDifferential Revision: https://reviews.llvm.org/D26562\n\ngit-svn-id: https://llvm.org/svn/llvm-project/cfe/trunk@286752 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/clang/commits/264382d38bc899641ef6cb6fc7700a59c72e4d59"},{"sha":"d8afcb0b6e8b33d051581748b6071adcea596e51","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@gmail.com"},"message":"[X86] Remove extra escaped new lines in intrinsic headers left over from an earlier conversion away from a macro. NFC\n\ngit-svn-id: https://llvm.org/svn/llvm-project/cfe/trunk@286756 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/clang/commits/d8afcb0b6e8b33d051581748b6071adcea596e51"},{"sha":"ecc2fbac01f6e7b11612d8b7299e73c7102abcaf","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@gmail.com"},"message":"[AVX-512] Replace masked dword and qword variable shift builtins with unmasked builtins and a select.\n\nThis is part of a set of changes to allow InstCombine in the backend to optimize variable shifts without having to know about masking.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/cfe/trunk@286757 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/clang/commits/ecc2fbac01f6e7b11612d8b7299e73c7102abcaf"},{"sha":"52299c65648af72dc66e0482b54aa5a4670dd2ee","author":{"name":"LLVM Automerge","email":"679062a175fac51267ecdb565f5714c298769907@amd.com"},"message":"Merge branch amd-master into amd-common","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/clang/commits/52299c65648af72dc66e0482b54aa5a4670dd2ee"}]}
{"actor":{"display_login":"tstellarAMD"}}