{"action":"closed","number":1,"pull_request":{"url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1","id":71840102,"html_url":"https://github.com/egk696/VHDL_FSM_Visualizer/pull/1","diff_url":"https://github.com/egk696/VHDL_FSM_Visualizer/pull/1.diff","patch_url":"https://github.com/egk696/VHDL_FSM_Visualizer/pull/1.patch","issue_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/1","number":1,"state":"closed","locked":false,"title":"Made progress bar disappear on complete","user":{"login":"cgkiokas","id":3842444,"avatar_url":"https://avatars.githubusercontent.com/u/3842444?v=3","gravatar_id":"","url":"https://api.github.com/users/cgkiokas","html_url":"https://github.com/cgkiokas","followers_url":"https://api.github.com/users/cgkiokas/followers","following_url":"https://api.github.com/users/cgkiokas/following{/other_user}","gists_url":"https://api.github.com/users/cgkiokas/gists{/gist_id}","starred_url":"https://api.github.com/users/cgkiokas/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/cgkiokas/subscriptions","organizations_url":"https://api.github.com/users/cgkiokas/orgs","repos_url":"https://api.github.com/users/cgkiokas/repos","events_url":"https://api.github.com/users/cgkiokas/events{/privacy}","received_events_url":"https://api.github.com/users/cgkiokas/received_events","type":"User","site_admin":false},"body":"Made progress bar disappear on complete because it was getting on my nerves being there while nothing was actually loading","created_at":"2016-05-29T22:43:05Z","updated_at":"2016-05-30T13:08:52Z","closed_at":"2016-05-30T13:08:52Z","merged_at":"2016-05-30T13:08:51Z","merge_commit_sha":"50347fa39ae6bbac5766cbec409ec2aef40cb5ce","assignee":null,"milestone":null,"commits_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1/commits","review_comments_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1/comments","review_comment_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/comments{/number}","comments_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/1/comments","statuses_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/statuses/55e106052b27282049a6819044e37219dfe5f51f","head":{"label":"cgkiokas:master","ref":"master","sha":"55e106052b27282049a6819044e37219dfe5f51f","user":{"login":"cgkiokas","id":3842444,"avatar_url":"https://avatars.githubusercontent.com/u/3842444?v=3","gravatar_id":"","url":"https://api.github.com/users/cgkiokas","html_url":"https://github.com/cgkiokas","followers_url":"https://api.github.com/users/cgkiokas/followers","following_url":"https://api.github.com/users/cgkiokas/following{/other_user}","gists_url":"https://api.github.com/users/cgkiokas/gists{/gist_id}","starred_url":"https://api.github.com/users/cgkiokas/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/cgkiokas/subscriptions","organizations_url":"https://api.github.com/users/cgkiokas/orgs","repos_url":"https://api.github.com/users/cgkiokas/repos","events_url":"https://api.github.com/users/cgkiokas/events{/privacy}","received_events_url":"https://api.github.com/users/cgkiokas/received_events","type":"User","site_admin":false},"repo":{"id":59965700,"name":"VHDL_FSM_Visualizer","full_name":"cgkiokas/VHDL_FSM_Visualizer","owner":{"login":"cgkiokas","id":3842444,"avatar_url":"https://avatars.githubusercontent.com/u/3842444?v=3","gravatar_id":"","url":"https://api.github.com/users/cgkiokas","html_url":"https://github.com/cgkiokas","followers_url":"https://api.github.com/users/cgkiokas/followers","following_url":"https://api.github.com/users/cgkiokas/following{/other_user}","gists_url":"https://api.github.com/users/cgkiokas/gists{/gist_id}","starred_url":"https://api.github.com/users/cgkiokas/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/cgkiokas/subscriptions","organizations_url":"https://api.github.com/users/cgkiokas/orgs","repos_url":"https://api.github.com/users/cgkiokas/repos","events_url":"https://api.github.com/users/cgkiokas/events{/privacy}","received_events_url":"https://api.github.com/users/cgkiokas/received_events","type":"User","site_admin":false},"private":false,"html_url":"https://github.com/cgkiokas/VHDL_FSM_Visualizer","description":"A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file","fork":true,"url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer","forks_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/forks","keys_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/keys{/key_id}","collaborators_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/teams","hooks_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/hooks","issue_events_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/issues/events{/number}","events_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/events","assignees_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/assignees{/user}","branches_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/branches{/branch}","tags_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/tags","blobs_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/git/refs{/sha}","trees_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/git/trees{/sha}","statuses_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/statuses/{sha}","languages_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/languages","stargazers_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/stargazers","contributors_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/contributors","subscribers_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/subscribers","subscription_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/subscription","commits_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/commits{/sha}","git_commits_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/git/commits{/sha}","comments_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/comments{/number}","issue_comment_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/issues/comments{/number}","contents_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/contents/{+path}","compare_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/compare/{base}...{head}","merges_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/merges","archive_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/downloads","issues_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/issues{/number}","pulls_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/pulls{/number}","milestones_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/milestones{/number}","notifications_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/labels{/name}","releases_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/releases{/id}","deployments_url":"https://api.github.com/repos/cgkiokas/VHDL_FSM_Visualizer/deployments","created_at":"2016-05-29T22:02:21Z","updated_at":"2016-05-29T22:02:22Z","pushed_at":"2016-05-29T22:40:09Z","git_url":"git://github.com/cgkiokas/VHDL_FSM_Visualizer.git","ssh_url":"git@github.com:cgkiokas/VHDL_FSM_Visualizer.git","clone_url":"https://github.com/cgkiokas/VHDL_FSM_Visualizer.git","svn_url":"https://github.com/cgkiokas/VHDL_FSM_Visualizer","homepage":null,"size":1162,"stargazers_count":0,"watchers_count":0,"language":"VHDL","has_issues":false,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":0,"mirror_url":null,"open_issues_count":0,"forks":0,"open_issues":0,"watchers":0,"default_branch":"master"}},"base":{"label":"egk696:master","ref":"master","sha":"c9d213c828ed9928d95049ad65e0933118fd11fc","user":{"login":"egk696","id":1547699,"avatar_url":"https://avatars.githubusercontent.com/u/1547699?v=3","gravatar_id":"","url":"https://api.github.com/users/egk696","html_url":"https://github.com/egk696","followers_url":"https://api.github.com/users/egk696/followers","following_url":"https://api.github.com/users/egk696/following{/other_user}","gists_url":"https://api.github.com/users/egk696/gists{/gist_id}","starred_url":"https://api.github.com/users/egk696/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/egk696/subscriptions","organizations_url":"https://api.github.com/users/egk696/orgs","repos_url":"https://api.github.com/users/egk696/repos","events_url":"https://api.github.com/users/egk696/events{/privacy}","received_events_url":"https://api.github.com/users/egk696/received_events","type":"User","site_admin":false},"repo":{"id":59963661,"name":"VHDL_FSM_Visualizer","full_name":"egk696/VHDL_FSM_Visualizer","owner":{"login":"egk696","id":1547699,"avatar_url":"https://avatars.githubusercontent.com/u/1547699?v=3","gravatar_id":"","url":"https://api.github.com/users/egk696","html_url":"https://github.com/egk696","followers_url":"https://api.github.com/users/egk696/followers","following_url":"https://api.github.com/users/egk696/following{/other_user}","gists_url":"https://api.github.com/users/egk696/gists{/gist_id}","starred_url":"https://api.github.com/users/egk696/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/egk696/subscriptions","organizations_url":"https://api.github.com/users/egk696/orgs","repos_url":"https://api.github.com/users/egk696/repos","events_url":"https://api.github.com/users/egk696/events{/privacy}","received_events_url":"https://api.github.com/users/egk696/received_events","type":"User","site_admin":false},"private":false,"html_url":"https://github.com/egk696/VHDL_FSM_Visualizer","description":"A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file","fork":false,"url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer","forks_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/forks","keys_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/keys{/key_id}","collaborators_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/collaborators{/collaborator}","teams_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/teams","hooks_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/hooks","issue_events_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/events{/number}","events_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/events","assignees_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/assignees{/user}","branches_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/branches{/branch}","tags_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/tags","blobs_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/git/blobs{/sha}","git_tags_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/git/tags{/sha}","git_refs_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/git/refs{/sha}","trees_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/git/trees{/sha}","statuses_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/statuses/{sha}","languages_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/languages","stargazers_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/stargazers","contributors_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/contributors","subscribers_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/subscribers","subscription_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/subscription","commits_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/commits{/sha}","git_commits_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/git/commits{/sha}","comments_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/comments{/number}","issue_comment_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/comments{/number}","contents_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/contents/{+path}","compare_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/compare/{base}...{head}","merges_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/merges","archive_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/{archive_format}{/ref}","downloads_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/downloads","issues_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues{/number}","pulls_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls{/number}","milestones_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/milestones{/number}","notifications_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/notifications{?since,all,participating}","labels_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/labels{/name}","releases_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/releases{/id}","deployments_url":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/deployments","created_at":"2016-05-29T21:01:01Z","updated_at":"2016-05-29T22:02:19Z","pushed_at":"2016-05-30T13:08:51Z","git_url":"git://github.com/egk696/VHDL_FSM_Visualizer.git","ssh_url":"git@github.com:egk696/VHDL_FSM_Visualizer.git","clone_url":"https://github.com/egk696/VHDL_FSM_Visualizer.git","svn_url":"https://github.com/egk696/VHDL_FSM_Visualizer","homepage":null,"size":1163,"stargazers_count":1,"watchers_count":1,"language":"VHDL","has_issues":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":1,"mirror_url":null,"open_issues_count":0,"forks":1,"open_issues":0,"watchers":1,"default_branch":"master"}},"_links":{"self":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1"},"html":{"href":"https://github.com/egk696/VHDL_FSM_Visualizer/pull/1"},"issue":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/1"},"comments":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/issues/1/comments"},"review_comments":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1/comments"},"review_comment":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/comments{/number}"},"commits":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/pulls/1/commits"},"statuses":{"href":"https://api.github.com/repos/egk696/VHDL_FSM_Visualizer/statuses/55e106052b27282049a6819044e37219dfe5f51f"}},"merged":true,"mergeable":null,"mergeable_state":"unknown","merged_by":{"login":"egk696","id":1547699,"avatar_url":"https://avatars.githubusercontent.com/u/1547699?v=3","gravatar_id":"","url":"https://api.github.com/users/egk696","html_url":"https://github.com/egk696","followers_url":"https://api.github.com/users/egk696/followers","following_url":"https://api.github.com/users/egk696/following{/other_user}","gists_url":"https://api.github.com/users/egk696/gists{/gist_id}","starred_url":"https://api.github.com/users/egk696/starred{/owner}{/repo}","subscriptions_url":"https://api.github.com/users/egk696/subscriptions","organizations_url":"https://api.github.com/users/egk696/orgs","repos_url":"https://api.github.com/users/egk696/repos","events_url":"https://api.github.com/users/egk696/events{/privacy}","received_events_url":"https://api.github.com/users/egk696/received_events","type":"User","site_admin":false},"comments":0,"review_comments":0,"commits":1,"additions":3,"deletions":0,"changed_files":1}}
{"actor":{"display_login":"egk696"}}