{"push_id":1160987666,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"c821a32dac81e66b203a98fc549c1455f799dd27","before":"1d3f3691fff890131fb6273dd907e5cd2ef1e58a","commits":[{"sha":"c821a32dac81e66b203a98fc549c1455f799dd27","author":{"name":"Jose Pinilla","email":"11060af5e89306ff12964c9cf5173c3936ce1d31@ece.ubc.ca"},"message":"Changed linear system structure de Double","distinct":true,"url":"https://api.github.com/repos/joseppinilla/vtr-verilog-to-routing/commits/c821a32dac81e66b203a98fc549c1455f799dd27"}]}
{"actor":{"display_login":"joseppinilla"}}