{"push_id":1092069580,"size":26,"distinct_size":26,"ref":"refs/heads/eg-const","head":"d4b271c4c5ca84cb2e7aae9a333b85cd7baa72c6","before":"b0abb1e41504311f8128c8e13f624d9695030458","commits":[{"sha":"58e9430c5d0ce6162cc1b6236a7f977ce47dafe8","author":{"email":"0e504717262715831a4568194b28f33dfb77b110@gmail.com","name":"Amaury Sechet"},"message":"Properly name LLVMSetIsInBounds's argument. NFC\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268176 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/58e9430c5d0ce6162cc1b6236a7f977ce47dafe8"},{"sha":"17d8569b6e409cadc86145dac7bc5114c32715de","author":{"email":"d72748a98fd8b476107003df407128e166d060ac@playingwithpointers.com","name":"Sanjoy Das"},"message":"[SCEV] When printing via -analysis, dump loop disposition\n\nThere are currently some bugs in tree around SCEV caching an incorrect\nloop disposition.  Printing out loop dispositions will let us write\nwhitebox tests as those are fixed.\n\nThe dispositions are printed as a list in \"inside out\" order,\ni.e. innermost loop first.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268177 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/17d8569b6e409cadc86145dac7bc5114c32715de"},{"sha":"c473ca5cff5db9f5e8cc9c85aa99b0ee1b25ea86","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[AVX512] Replace vector_extract with extractelt in some patterns. They mean the same thing but vector_extract is deprecated. NFC\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268179 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/c473ca5cff5db9f5e8cc9c85aa99b0ee1b25ea86"},{"sha":"37745446ec0b342b7ec6b29d11b60bb6448ea4cb","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[X86] Remove some redundant selection patterns.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268180 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/37745446ec0b342b7ec6b29d11b60bb6448ea4cb"},{"sha":"beb596390c7922d864d2b352cf87c298d4a12f58","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[X86] Add AddedComplexity to keep some similar patterns near each other in the output file.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268181 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/beb596390c7922d864d2b352cf87c298d4a12f58"},{"sha":"5926b3a290eef696b38ed84bca266b6374020ffd","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[X86] Remove a seemlingly unused pattern. The same pattern appears elsewhere with an AddedComplexity that made this unreachable.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268183 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/5926b3a290eef696b38ed84bca266b6374020ffd"},{"sha":"4a06cf179fcf38ea468bc3ba485227313882cba0","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[X86] Add an AddedComplexity to another pattern to put it near similar in the output file.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268184 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/4a06cf179fcf38ea468bc3ba485227313882cba0"},{"sha":"105f6befe90e910c103cdec30eec913fa52f956c","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[AVX512] Make sure 128/256-bit DQI versions of VAND/VANDN/VOR/VXOR are also marked as requiring VLX.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268186 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/105f6befe90e910c103cdec30eec913fa52f956c"},{"sha":"df2ac9afe27bf9cab22a7d53d96ebb0f3af33aaf","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[AVX512] Add HasVLX to the 128/256-bit versions of VPACKSSDW/USDW/SSWB/USWB and VPMADDUBSW/VPMADDWD.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268188 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/df2ac9afe27bf9cab22a7d53d96ebb0f3af33aaf"},{"sha":"807ccbc3c14176f954b14addf234f2bc30c403f9","author":{"email":"0c9ca018c303606191d06dd2c0bdf1206717c3f3@gmail.com","name":"Craig Topper"},"message":"[AVX512] Prefer AVX512 VPACK instructions over AVX/AVX2 instructions when VLX and BWI are supported.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268189 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/807ccbc3c14176f954b14addf234f2bc30c403f9"},{"sha":"dcb96be9b4551ede3cf20e7ac8bcc9b02028e979","author":{"email":"bce72489011e5753569f2110bd524579066fa193@intel.com","name":"Igor Breger"},"message":"Change AVX512 braodcastsd/ss patterns interaction with spilling . New implementation take a scalar register and generate a vector without COPY_TO_REGCLASS (turn it into a VR128 register ) .The issue is that during register allocation we may spill a scalar value using 128-bit loads and stores, wasting cache bandwidth.\n\nDifferential Revision: http://reviews.llvm.org/D19579\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268190 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/dcb96be9b4551ede3cf20e7ac8bcc9b02028e979"},{"sha":"b829003e67a53588e83703508db528477915ad79","author":{"email":"bce72489011e5753569f2110bd524579066fa193@intel.com","name":"Igor Breger"},"message":"getelementptr instruction, support index vector of EVT.\n\nDifferential Revision: http://reviews.llvm.org/D19775\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268195 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/b829003e67a53588e83703508db528477915ad79"},{"sha":"84b8ada543ed7f2647673bd23b136a16b71bcde1","author":{"email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk","name":"Simon Pilgrim"},"message":"Document the LLVM_ENABLE_EXPENSIVE_CHECKS cmake option introduced in r268050\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268197 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/84b8ada543ed7f2647673bd23b136a16b71bcde1"},{"sha":"4dfb7cfee7c56779bbd93f88f0fdad13060fc21a","author":{"email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk","name":"Simon Pilgrim"},"message":"Fixed MSVC 'not all control paths return a value' warning\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268198 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/4dfb7cfee7c56779bbd93f88f0fdad13060fc21a"},{"sha":"95730ae9bd0d2f3b7c6e0cbcb7bea58245cff790","author":{"email":"af4b1a06dcc93e086b35435d5654eb2aff59399a@redking.me.uk","name":"Simon Pilgrim"},"message":"[InstCombine][AVX2] Combine VPERMD/VPERMPS intrinsics with constant masks to shufflevector.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@268199 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/95730ae9bd0d2f3b7c6e0cbcb7bea58245cff790"},{"sha":"93ce4bc7fcd0163060df16396ecc185c173c5554","author":{"email":"6a2ac3bd1a50b5b4969c0b358741eeb258bebe0c@gmail.com","name":"Jan Vesely"},"message":"ADMGPU/R600: Move R600 specific code to R600Lowering\n\nSigned-off-by: Jan Vesely <jano.vesely@gmail.com>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/93ce4bc7fcd0163060df16396ecc185c173c5554"},{"sha":"908c4fd1a5adea78990553aa6f496d2261af782b","author":{"email":"ed664c4bb5cadd95cb7521d1190a56e280fa6954@rutgers.edu","name":"Jan Vesely"},"message":"AMDGPU/EG,CM: Add instruction to read from constant AS (VTX2)\n\nSigned-off-by: Jan Vesely <jan.vesely@rutgers.edu>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/908c4fd1a5adea78990553aa6f496d2261af782b"},{"sha":"775bf98a7fcf080c9a64f31f192d7052780982c3","author":{"email":"ed664c4bb5cadd95cb7521d1190a56e280fa6954@rutgers.edu","name":"Jan Vesely"},"message":"AMDGPU/EG: change name of vtx read instrucions\n\nDO NOT SUBMIT","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/775bf98a7fcf080c9a64f31f192d7052780982c3"},{"sha":"0ad0fe03bcdf2923e297eebca56f127e6be596e0","author":{"email":"6a2ac3bd1a50b5b4969c0b358741eeb258bebe0c@gmail.com","name":"Jan Vesely"},"message":"AMDGPU: Make CONST_DATA_PTR available to R600\n\nRename to AMDGPUconstdata_ptr\n\nSigned-off-by: Jan Vesely <jano.vesely@gmail.com>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/0ad0fe03bcdf2923e297eebca56f127e6be596e0"},{"sha":"7624b3573e206f39fa27d2c3d848c6c08a64784d","author":{"email":"6a2ac3bd1a50b5b4969c0b358741eeb258bebe0c@gmail.com","name":"Jan Vesely"},"message":"Revert \"AMDGPU/EG: change name of vtx read instrucions\"\n\nThis reverts commit e6e75caec512c45a21fbf6031c2373ddbf1078b8.","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/7624b3573e206f39fa27d2c3d848c6c08a64784d"}]}